參數(shù)資料
型號: ADSP-2191
廠商: Analog Devices, Inc.
元件分類: 數(shù)字信號處理
英文描述: DSP Microcomputer
中文描述: DSP微機
文件頁數(shù): 28/52頁
文件大?。?/td> 1873K
代理商: ADSP-2191
ADSP-2191M
–28–
REV. 0
Host Port ACC Mode Write Cycle Timing
Table 16
and
Figure 15
describe Host port write operations in Address Cycle Control (ACC) mode. For more information on ACK,
Ready, ALE, and ACC mode selection, see the Host port modes description
on page 8
.
Table 16. Host Port ACC Mode Write Cycle Timing
Parameter
Min
Max
Unit
Switching Characteristics
t
WHKS1
t
WHKS2
t
WHKH
t
WHS
t
WHH
HWR
Asserted to HACK Asserted (ACK Mode) First Byte
HWR
Asserted to HACK Asserted (Setup, ACK Mode)
2
HWR
Deasserted to HACK Deasserted (Hold, ACK Mode)
HWR
Asserted to HACK Asserted (Setup, Ready Mode)
HWR
Asserted to HACK Deasserted (Hold, Ready Mode)
First Byte
HWR
Asserted to HACK Asserted (Setup) During Address
Latch
HWR
Deasserted to HACK Deasserted (Hold) During
Address Latch
10
5t
HCLK
+t
NH1
12
10
10
5t
HCLK
+t
NH1
1
t
NH
are peripheral bus latencies (n
at the same time.
2
Measurement is for the second, third, or fourth byte of a host write transaction. The quantity of bytes to complete a host write transaction is dependent
on the data bus size (8 or 16 bits) and the data type (16 or 24 bits).
t
HCLK
); these are internal DSP latencies related to the number of peripheral DMAs attempting to access DSP memory
ns
ns
ns
ns
ns
0
t
WSHKS
10
ns
t
WHHKH
10
ns
Timing Requirements
t
WAL
t
CSAL
t
ALCS
HWR
Asserted to HALE Deasserted (Delay)
HCMS
or
HCIOMS
Asserted to HALE Asserted (Delay)
HALE Deasserted to Optional
HCMS
or
HCIOMS
Deasserted
HWR
Deasserted to
HCMS
or
HCIOMS
Deasserted
HALE Asserted to HWR Asserted
HCMS
or
HCIOMS
Asserted to
HWR
Asserted
HWR
Deasserted (After Last Byte) to
HCMS
or
HCIOMS
Deasserted (Ready for Next Write)
HALE Deasserted to HWR Asserted
HACK Asserted to
HWR
Deasserted (Hold, ACK Mode)
Address Valid to
HWR
Asserted (Setup)
HWR
Deasserted to Address Invalid (Hold)
Data Valid to
HWR
Deasserted (Setup)
HWR
Deasserted to Data Invalid (Hold)
HACK Asserted to
HWR
Deasserted (Hold) During Address
Latch
2
1.5
0
1
ns
ns
ns
t
WCSW
t
ALW
t
CSW
t
WCS
0
0.5
0
0
ns
ns
ns
ns
t
ALEW
t
HKWD
t
ADW
t
WAD
t
DWS
t
WDH
t
HKWAL
1
1.5
3
3
2
2
2
ns
ns
ns
ns
ns
ns
ns
相關(guān)PDF資料
PDF描述
ADSP-2191M Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection
ADSP-2191MBCA-140 DSP Microcomputer
ADSP-2191MKCA-160 DSP Microcomputer
ADSP-2191MKST-160 DSP Microcomputer
ADSP-2192 DSP Microcomputer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-219122MKST-160 制造商:Analog Devices 功能描述:
ADSP-2191MBCA-140 功能描述:IC DSP CONTROLLER 16BIT 144MBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:ADSP-21xx 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-2191MBCAZ-140 功能描述:IC DSP CONTROLLER 16BIT 144MBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:ADSP-21xx 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-2191MBST-140 制造商:Analog Devices 功能描述:DSP 16-Bit 140MHz 140MIPS 144-Pin LQFP 制造商:Analog Devices 功能描述:IC MICROCOMPUTER 16-BIT
ADSP-2191MBSTZ-140 功能描述:IC DSP CONTROLLER 16BIT 144LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:ADSP-21xx 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤