- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375267 > ADSP-2191MKCA-160 (ANALOG DEVICES INC) DSP Microcomputer PDF資料下載
參數(shù)資料
| 型號： | ADSP-2191MKCA-160 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | DSP Microcomputer |
| 中文描述： | 16-BIT, 100 MHz, OTHER DSP, PBGA144 |
| 封裝： | MINI, BGA-144 |
| 文件頁數(shù)： | 1/52頁 |
| 文件大小： | 1873K |
| 代理商： | ADSP-2191MKCA-160 |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
a
DSP Microcomputer
ADSP-2191M
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices.
Tel:781/329-4700 Fax:781/326-8703
PERFORMANCE FEATURES
6.25 ns Instruction Cycle Time, for up to 160 MIPS
Sustained Performance
ADSP-218x Family Code Compatible with the Same
Easy to Use Algebraic Syntax
Single-Cycle Instruction Execution
Single-Cycle Context Switch between Two Sets of Com-
putation and Memory Instructions
Instruction Cache Allows Dual Operand Fetches in Every
Instruction Cycle
Multifunction Instructions
Pipelined Architecture Supports Efficient Code
Execution
Architectural Enhancements for Compiled C and C++
Code Efficiency
Architectural Enhancements beyond ADSP-218x Family
are Supported with Instruction Set Extensions for
Added Registers, and Peripherals
Flexible Power Management with User-Selectable
Power-Down and Idle Modes
FUNCTIONAL BLOCK DIAGRAM
DATA
ADDRESS
B
DATA
ADDRESS
B
2
SYSTEM INTERRUPT CONTROLLER
I/O DATA
SERIAL PORTS
(3)
SPI PORTS
(2)
18
I/O REGISTERS
(MEMORY-MAPPED)
CONTROL
STATUS
BUFFERS
I/O PROCESSOR
CACHE
64
24-BIT
JTAG
TEST &
EMULATION
6
ADDR BUS
MUX
DATA BUS
MUX
16
22
PM ADDRESS BUS
DM ADDRESS BUS
PM DATA BUS
DM DATA BUS
PX
24
16
ADSP-219x
DSP CORE
PROGRAM
SEQUENCER
DATA
REGISTER
FILE
MULT
BARREL
SHIFTER
ALU
UART PORT
(1)
DMA
CONTROLLER
6
INPUT
REGISTERS
RESULT
REGISTERS
16
16-BIT
HOST PORT
24
DAG1
4
4
16
DAG2
4
4
16
INTERNAL MEMORY
24
24
ADDRESS
B
DATA
DATA
ADDRESS
B
24 BIT
24 BIT
16 BIT
16 BIT
FOUR INDEPENDENT BLOCKS
PROGRAMMABLE
FLAGS (16)
TIMERS (3)
3
DMA
CONNECT
DMA ADDRESS
EXTERNAL PORT
18
I/O ADDRESS
24
16
24
DMA DATA