參數(shù)資料
型號: AD9874ABSTZ
廠商: ANALOG DEVICES INC
元件分類: 通信及網(wǎng)絡(luò)
英文描述: SPECIALTY TELECOM CIRCUIT, PQFP48
封裝: PLASTIC, MS-026BBC, LQFP-48
文件頁數(shù): 23/40頁
文件大?。?/td> 1682K
代理商: AD9874ABSTZ
REV. A
AD9874–SPECIFICATIONS
–3–
Parameter
Temp
Test Level
Min
Typ
Max
Unit
SYSTEM DYNAMIC PERFORMANCE
2
SSB Noise Figure @ Min VGA Attenuation
3, 4
Full
IV
8.1
9.5
dB
@ Max VGA Attenuation
3, 4
Full
IV
13
dB
Dynamic Range with AGC Enabled
3, 4
Full
IV
91
95
dB
IF Input Clip Point @ Max VGA Attenuation
3
Full
IV
–20
–19
dBm
@ Min VGA Attenuation
3
Full
IV
–32
–31
dBm
Input Third Order Intercept (IIP3)
Full
IV
–5
0
dBm
Gain Variation over Temperature
Full
IV
0.7
2
dB
LNA + MIXER
Maximum RF and LO Frequency Range
Full
IV
300
500
MHz
LNA Input Impedance
25
oCV
370//1.4
//pF
Mixer LO Input Resistance
25
oCV
1
k
LO SYNTHESIZER
LO Input Frequency
Full
IV
7.75
300
MHz
LO Input Amplitude
Full
IV
0.3
2.0
V p-p
FREF Frequency (for Sinusoidal Input ONLY)
Full
IV
8
25
MHz
FREF Input Amplitude
Full
IV
0.3
3
V p-p
FREF Slew Rate
Full
IV
7.5
V/ s
Minimum Charge Pump Current @ 5 V
5
Full
VI
0.48
0.67
0.78
mA
Maximum Charge Pump Current @ 5 V
5
Full
VI
3.87
5.3
6.2
mA
Charge Pump Output Compliance
6
Full
VI
0.4
VDDP – 0.4
V
Synthesizer Resolution
Full
IV
6.25
kHz
CLOCK SYNTHESIZER
CLK Input Frequency
Full
IV
13
26
MHz
CLK Input Amplitude
Full
IV
0.3
VDDC
V p-p
Minimum Charge Pump Output Current
5
Full
VI
0.48
0.67
0.78
mA
Maximum Charge Pump Output Current
5
Full
VI
3.87
5.3
6.2
mA
Charge Pump Output Compliance
6
Full
VI
0.4
VDDQ – 0.4
V
Synthesizer Resolution
Full
IV
2.2
kHz
SIGMA-DELTA ADC
Resolution
Full
IV
16
24
Bits
Clock Frequency (fCLK)
Full
IV
13
26
MHz
Center Frequency
Full
V
fCLK/8
MHz
Pass-Band Gain Variation
Full
IV
1.0
dB
Alias Attenuation
Full
IV
80
dB
GAIN CONTROL
Programmable Gain Step
Full
V
16
dB
AGC Gain Range (Continuous)
Full
V
12
dB
GCP Output Resistance
Full
IV
50
72.5
95
k
OVERALL
Analog Supply Voltage
(VDDA, VDDF, VDDI)
Full
VI
2.7
3.0
3.6
V
Digital Supply Voltage
(VDDD, VDDC, VDDL)
Full
VI
2.7
3.0
3.6
V
Interface Supply Voltage
7
(VDDH)
Full
VI
1.8
3.6
V
Charge Pump Supply Voltage
(VDDP, VDDQ)
Full
VI
2.7
5.0
5.5
V
Total Current
High Performance Setting
8
Full
VI
20
26.5
mA
Low Power Mode
8
Full
VI
17
22
mA
Standby
Full
VI
0.01
0.1
mA
OPERATING TEMPERATUR
E RANGE
–40
+85
°C
NOTES
1Standard operating mode: LNA/Mixer @ high bias setting, VGA @ Min ATTEN setting, synthesizers in normal (not fast acquire) mode, f
CLK = 18 MHz, decimation
factor = 900, 16-bit digital output, and 10 pF load on SSI output pins.
2This includes 0.9 dB loss of matching network.
3AGC with DVGA enabled.
4Measured in 10 kHz bandwidth.
5Programmable in 0.67 mA steps.
6Voltage span in which LO (or CLK) charge pump output current is maintained within 5% of nominal value of VDDP/2 (or VDDQ/2).
7VDDH must be less than VDDD + 0.5 V.
8 Clock VCO off, add additional 0.7 mA with VGA @ Max ATTEN setting.
Specifications subject to change without notice.
(VDDI = VDDF = VDDA = VDDC = VDDL = VDDD = VDDH = 2.7 V to 3.6 V,
VDDQ = VDDP = 2.7 V to 5.5 V, fCLK = 18 MSPS, fIF = 109.65 MHz, fLO = 107.4 MHz, fREF = 16.8 MHz, unless otherwise noted.)
1
相關(guān)PDF資料
PDF描述
AD9874ABSTZRL SPECIALTY TELECOM CIRCUIT, PQFP48
ADC0831CIWM 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO14
ADE7116ASTZF8-RL SPECIALTY ANALOG CIRCUIT, PQFP64
ADE7753ARSZRL SPECIALTY ANALOG CIRCUIT, PDSO20
ADEX-R10+ 10 MHz - 1000 MHz RF/MICROWAVE DOUBLE BALANCED MIXER, 8.3 dB CONVERSION LOSS-MAX
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9874BST 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
AD9874EB 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Digitizing Subsystem
AD9874-EB 制造商:Analog Devices 功能描述:
AD9874-EBZ 功能描述:BOARD EVAL FOR AD9874 制造商:analog devices inc. 系列:- 零件狀態(tài):有效 類型:數(shù)字轉(zhuǎn)換器 頻率:10MHz ~ 300MHz 配套使用產(chǎn)品/相關(guān)產(chǎn)品:AD9874 所含物品:板 標(biāo)準(zhǔn)包裝:1
AD9875 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End