- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298813 > AD9874ABSTZ (ANALOG DEVICES INC) SPECIALTY TELECOM CIRCUIT, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | AD9874ABSTZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | SPECIALTY TELECOM CIRCUIT, PQFP48 |
| 封裝： | PLASTIC, MS-026BBC, LQFP-48 |
| 文件頁數(shù)： | 15/40頁 |
| 文件大?。?/td> | 1682K |
| 代理商： | AD9874ABSTZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
REV. A
AD9874
–22–
–25
0
–90
–100
–110
–120
dBc/Hz
–20
–15
–10
–5
0
5
10
15
20
25
FREQUENCY OFFSET – kHz
–80
–70
–60
–50
–40
–30
–20
–10
–130
–140
CP = 0
CP = 2
CP = 4
CP = 6
EXT CLK
Figure 7c. CLK Phase Noise vs. Charge Pump Setting Bias
(IF = 73.35 MHz, IF = 71.1 MHz, –31 dBm, fCLK = 18 MHz,
fREF = 16.8 MHz) (CLK SYN Settings: CKO Bias = 3, CKR = 56,
and CKN = 60 with fREF = 300 kHz)
Table VIII. SPI Registers Associated with CLK Synthesizer
Address
Bit
Default
(Hex)
Breakdown Width
Value
Name
0x00
(7:0)
8
0xFF
STBY
0x01
(3:2)
2
0
CKOB
0x10
(5:0)
6
00
CKR(13:8)
0x11
(7:0)
8
0x38
CKR(7:0)
0x12
(4:0)
5
0x00
CKN(12:8)
0x13
(7:0)
8
0x3C
CKN(7:0)
0x14
(6)
1
0
CKF
(5)
1
0
CKINV
(4:2)
3
0
CKI
(1:0)
1
0
CKTM
0x15
(3:0)
4
0x0
CKFA(13:8)
0x16
(7:0)
8
0x04
CKFA(7:0)
IF LNA/MIXER
The AD9874 contains a single-ended LNA followed by a Gil-
bert-type active mixer, shown in Figure 8 with the required
external components. The LNA uses negative shunt feedback to
set its input impedance at the IFIN pin, thus making it depen-
dent on the LNA bias setting and input frequency. It can be
modeled as approximately 370
//1.4 pF (620%) for the higher
bias settings below 100 MHz. Figures 9a and 9b show the
equivalent input impedance versus frequency characteristics of
the AD9874 with all the LNA bias settings. The increase in shunt
resistance versus frequency can be attributed to the reduction in
bandwidth, thus the amount of negative feedback of the LNA.
Note that the input signal into IFIN should be ac-coupled via a
10 nF capacitor since the LNA input is self-biasing.
RF
IFIN
RGAIN
RBIAS
VDDI
MXOP
LO INPUT =
0.3V p-p TO
1.0V p-p
DC SERVO
LOOP
MULTI-TANH
V–I STAGE
CXIF
MXON
CXVM
50
C
L
CXVL
2.7V TO 3.6V
Figure 8. Simplified Schematic of AD9874’s LNA/Mixer
FREQUENCY – MHz
500
100
400
600
200
RESIST
ANCE
–
0
550
450
150
50
350
300
350
300
250
LNA BIAS = 0
LNA BIAS = 1
LNA BIAS = 2
LNA BIAS = 3
Figure 9a. The Shunt Input Resistance vs. the
Frequency of the AD9874’s IF1 Input
FREQUENCY – MHz
1.5
100
0.5
2.5
200
CAP
A
CIT
ANCE
–
pF
0
2.0
1.0
150
50
0
350
300
250
LNA BIAS = 3
LNA BIAS = 2
LNA BIAS = 1
LNA BIAS = 0
Figure 9b. The Shunt Capacitance vs.
the Frequency of the AD9874’s IF1 Input
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9874ABSTZRL | SPECIALTY TELECOM CIRCUIT, PQFP48 |
| ADC0831CIWM | 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO14 |
| ADE7116ASTZF8-RL | SPECIALTY ANALOG CIRCUIT, PQFP64 |
| ADE7753ARSZRL | SPECIALTY ANALOG CIRCUIT, PDSO20 |
| ADEX-R10+ | 10 MHz - 1000 MHz RF/MICROWAVE DOUBLE BALANCED MIXER, 8.3 dB CONVERSION LOSS-MAX |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9874BST | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| AD9874EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Digitizing Subsystem |
| AD9874-EB | 制造商:Analog Devices 功能描述: |
| AD9874-EBZ | 功能描述:BOARD EVAL FOR AD9874 制造商:analog devices inc. 系列:- 零件狀態(tài):有效 類型:數(shù)字轉(zhuǎn)換器 頻率:10MHz ~ 300MHz 配套使用產(chǎn)品/相關(guān)產(chǎn)品:AD9874 所含物品:板 標(biāo)準(zhǔn)包裝:1 |
| AD9875 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。