參數(shù)資料
型號(hào)： AD9874ABSTZ
廠商： ANALOG DEVICES INC
元件分類： 通信及網(wǎng)絡(luò)
英文描述： SPECIALTY TELECOM CIRCUIT, PQFP48
封裝： PLASTIC, MS-026BBC, LQFP-48
文件頁(yè)數(shù)： 11/40頁(yè)
文件大?。?/td> 1682K
代理商： AD9874ABSTZ
REV. A
AD9874
–19–
AD9874
CLKOUT
RSCLK
PC
SCK
PE
SEL
PD
MOSI
DOUTB
MISO
FS
RFS
DOUTA
DR
SPI
SSI
ADSP-2153x
SERIAL
PORT
SPI-PORT
Figure 4b. Example of AD9874 and ADSP-2153x Interface
As shown in Figure 4b, AD9874’s synchronous serial interface
(SSI) links the receive data stream to the DSP’s Serial Port
(SPORT). For AD9874 setup and register programming, the
device connects directly to ADSP-2153x’s SPI port. Dedicated
select lines (SEL) allow the ADSP-2153x to program and read
back registers of multiple devices using only one SPI port. The
DSP driver code pertaining to this interface is available on the
POWER CONTROL
To allow power consumption to be minimized, the AD9874
possesses numerous SPI programmable power-down and bias
control bits. The AD9874 powers up with all of its functional
blocks placed into a standby state (i.e., STBY register default is
0xFF). Each major block may then be powered up by writing
a0 to the appropriate bit of the STBY register. This scheme
provides the greatest flexibility for configuring the IC to a spe-
cific application as well as for tailoring the IC’s power-down and
wake-up characteristics. Table VI summarizes the function of
each of the STBY bits. Note that when all the blocks are in
standby, the master reference circuit is also put into standby,
and thus the current is reduced by a further 0.4 mA.
Table VI. Standby Control Bits
Current
STBY
Reduction Wake-Up
Bit
Effect
(mA)
1
Time (ms)
7:REF
Voltage reference OFF;
0.6
<0.1 (CREF
all biasing shut down.
= 4.7 nF)
6:LO
LO synthesizer OFF,
1.2
Note 2
IOUTL three-state.
5:CKO
Clock Oscillator OFF.
1.1
Note 2
4:CK
Clock synthesizer OFF,
1.3
Note 2
IOUTC three-state. Clock
buffer OFF if ADC is OFF.
3:GC
Gain control DAC OFF.
0.2
Depends
GCP and GCN three-state.
on CGC
2:LNAMX LNA and Mixer OFF. CXVM, 8.2
<2.2
CXVL, and CXIF three-state.
1:Unused
0:ADC
ADC OFF; Clock Buffer OFF 9.2
<0.1
if CLK synthesizer OFF; VCM
three-state; Clock to the digital
filter halted; Digital outputs
static.
NOTES
1When all blocks are in standby, the master reference circuit is also put into
standby, and thus the current is further reduced by 0.4 mA.
2Wake-up time is dependent on programming and/or external components.
The AD9874 also allows control over the bias current in the LNA,
mixer, and clock oscillator. The effects on current consumption
and system performance are described in the section dealing
with the affected block.
LO SYNTHESIZER
The LO Synthesizer shown in Figure 5 is a fully programmable
PLL capable of 6.25 kHz resolution at input frequencies up to
300 MHz and reference clocks of up to 25 MHz. It consists of a
low noise digital phase-frequency detector (PFD), a variable
output current charge pump (CP), a 14-bit reference divider,
programmable A and B counters, and a dual-modulus 8/9 pres-
caler. The A (3-bit) and B (13-bit) counters, in conjunction
with the dual 8/9 modulus prescaler, implement an N divider
with N = 8
B + A. In addition, the 14-bit reference counter
(R Counter) allows selectable input reference frequencies, fREF,
at the PFD input. A complete PLL (phase-locked loop) can be
implemented if the synthesizer is used with an external loop
filter and VCO (voltage controlled oscillator).
The A, B, and R counters can be programmed via the following
registers: LOA, LOB, and LOR. The charge pump output cur-
rent is programmable via the LOI register from 0.625 mA to
5.0 mA using the equation
IPUMP
LOI
mA
=+ ×
()
.
10 625
(2)
An on-chip fast acquire function (enabled by the LOF bit)
automatically increases the output current for faster settling
during channel changes. The synthesizer may also be disabled
using the LO standby bit located in the STBY register.
FAST
ACQUIRE
8/9
A, B
COUNTERS
LO
BUFFER
LOA, LOB
f
LO
FROM
VCO
REF
BUFFER
f
REF
LOR
R
f
REF
PHASE/
FREQUENCY
DETECTOR
TO EXTERNAL
LOOP
FILTER
f
LO
CHARGE
PUMP
Figure 5. LO Synthesizer
The LO (and CLK) synthesizer works in the following manner.
The externally supplied reference frequency, fREF, is buffered
and divided by the value held in the R counter. The internal
fREF is then compared to a divided version of the VCO fre-
quency, fLO. The phase/frequency detector provides UP and
DOWN pulses whose widths vary, depending upon the differ-
ence in phase and frequency of the detector’s input signals. The
UP/DOWN pulses control the charge pump, making current
available to charge the external low-pass loop filter when there is
a discrepancy between the inputs of the PFD. The output of the
low-pass filter feeds an external VCO whose output frequency,
fLO, is driven such that its divided down version, fLO, matches
that of fREF, thus closing the feedback loop.
The synthesized frequency is related to the reference frequency
and the LO register contents as follows:
f
LOB
LOA
LOR
f
LO
REF
=×
+
×
() /
8
(3)
Note that the minimum allowable value in the LOB register is 3
and its value must always be greater than that loaded into LOA.
相關(guān)PDF資料
PDF描述
AD9874ABSTZRL SPECIALTY TELECOM CIRCUIT, PQFP48
ADC0831CIWM 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO14
ADE7116ASTZF8-RL SPECIALTY ANALOG CIRCUIT, PQFP64
ADE7753ARSZRL SPECIALTY ANALOG CIRCUIT, PDSO20
ADEX-R10+ 10 MHz - 1000 MHz RF/MICROWAVE DOUBLE BALANCED MIXER, 8.3 dB CONVERSION LOSS-MAX
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9874BST 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
AD9874EB 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Digitizing Subsystem
AD9874-EB 制造商:Analog Devices 功能描述:
AD9874-EBZ 功能描述:BOARD EVAL FOR AD9874 制造商:analog devices inc. 系列:- 零件狀態(tài):有效 類型:數(shù)字轉(zhuǎn)換器 頻率:10MHz ~ 300MHz 配套使用產(chǎn)品/相關(guān)產(chǎn)品:AD9874 所含物品:板 標(biāo)準(zhǔn)包裝:1
AD9875 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*