參數(shù)資料
型號: AD9548BCPZ
廠商: Analog Devices Inc
文件頁數(shù): 89/112頁
文件大?。?/td> 0K
描述: IC CLOCK GEN/SYNCHRONIZR 88LFCSP
產(chǎn)品變化通告: AD9548 Mask Change 20/Oct/2010
標(biāo)準(zhǔn)包裝: 1
類型: 時(shí)鐘/頻率發(fā)生器,同步器
PLL:
主要目的: 以太網(wǎng),SONET/SDH,Stratum
輸入: CMOS,LVDS,LVPECL
輸出: CMOS,LVDS,LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 1:1
差分 - 輸入:輸出: 是/是
頻率 - 最大: 750kHz
電源電壓: 1.71 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 88-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 88-LFCSP-VQ(12x12)
包裝: 托盤
AD9548
Data Sheet
Rev. E | Page 78 of 112
Table 68. Distribution Synchronization
Address
Bits
Bit Name
Description
0x0402
[7:6]
Unused
[5:4]
Sync source
Select the sync source for the clock distribution output channels.
00 (default) = direct.
01 = active reference.
10 = DPLL feedback edge.
11 = reserved.
[3]
OUT3 sync mask
Mask the synchronous reset to the OUT3 divider.
0 (default) = unmasked
1 = masked.
[2]
OUT2 sync mask
Mask the synchronous reset to the OUT2 divider.
0 (default) = unmasked.
1 = masked.
[1]
OUT1 sync mask
Mask the synchronous reset to the OUT1 divider.
0 (default) = unmasked.
1 = masked.
[0]
OUT0 sync mask
Mask the synchronous reset to the OUT0 divider.
0 (default) = unmasked.
1 = masked.
Table 69. Automatic Synchronization
Address
Bits
Bit Name
Description
0x0403
[7:2]
Unused
[1:0]
Automatic sync mode
Autosync mode
00 (default) = disabled
01 = sync on DPLL frequency lock
10 = sync on DPLL phase lock
11 = reserved
Table 70. Distribution Channel Modes
Address
Bits
Bit Name
Description
0x0404
[7:6]
Unused
[5]
OUT0 CMOS phase
invert
When the output mode is CMOS, the bit inverts the relative phase between the two
CMOS output pins. Otherwise, this bit is nonfunctional.
0 (default) = not inverted.
1 = inverted.
[4]
OUT0 polarity invert
Invert the polarity of OUT0.
0 (default) = not inverted.
1 = inverted.
[3]
OUT0 drive strength
OUT0 output drive capability control.
0 (default) = CMOS: low drive strength; LVDS: 3.5 mA nominal.
1 = CMOS: normal drive strength; LVDS: 7 mA nominal.
[2:0]
OUT0 mode
OUT0 operating mode select.
000 = CMOS (both pins)
001 = CMOS (positive pin), tristate (negative pin).
010 = tristate (positive pin), CMOS (negative pin).
011 (default) = tristate (both pins).
100 = LVDS.
101 = LVPECL.
110 = reserved.
111 = reserved.
相關(guān)PDF資料
PDF描述
V375C36M150BL3 CONVERTER MOD DC/DC 36V 150W
MAX3676EHJ+ IC CLOCK RECOVERY 32-TQFP
ADN2813ACPZ IC CLK/DATA REC 1.25GBPS 48LFCSP
AD800-52BRZ IC CLK\DATA RECOVERY PLL 20SOIC
SY87700VZH IC CLK/DATA RECOVERY 3.3V 28SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9548BCPZ-REEL7 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
AD9548XCPZ 制造商:Analog Devices 功能描述:
AD9549 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer
AD9549/PCBZ 制造商:Analog Devices 功能描述:DUAL INPUT NETWORK CLOCK GEN/SYNCHRONIZER - Bulk
AD9549A/PCBZ 功能描述:BOARD EVALUATION FOR AD9549A RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源