參數(shù)資料
型號: AD9548BCPZ
廠商: Analog Devices Inc
文件頁數(shù): 83/112頁
文件大小: 0K
描述: IC CLOCK GEN/SYNCHRONIZR 88LFCSP
產(chǎn)品變化通告: AD9548 Mask Change 20/Oct/2010
標準包裝: 1
類型: 時鐘/頻率發(fā)生器,同步器
PLL:
主要目的: 以太網(wǎng),SONET/SDH,Stratum
輸入: CMOS,LVDS,LVPECL
輸出: CMOS,LVDS,LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 1:1
差分 - 輸入:輸出: 是/是
頻率 - 最大: 750kHz
電源電壓: 1.71 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 88-VFQFN 裸露焊盤,CSP
供應商設備封裝: 88-LFCSP-VQ(12x12)
包裝: 托盤
AD9548
Data Sheet
Rev. E | Page 72 of 112
Table 46. Nominal System Clock (SYSCLK) Period1
Address
Bits
Bit Name
Description
0x0103
[7:0]
System clock period
(expressed in
femtoseconds)
System clock period, Bits[7:0]
0x0104
[7:0]
System clock period, Bits[15:8]
0x0105
[7:5]
Unused
[4:0]
System clock period
System clock period, Bits[20:16]
1
Units are femtoseconds. The default value is 0x0F424 = 1,000,000 (1 ns) and implies a system clock frequency of 1 GHz.
Table 47. System Clock Stability Period1
Address
Bits
Bit Name
Description
0x0106
[7:0]
System clock stability
period
System clock stability period, Bits[7:0] (default = 0x01)
0x0107
[7:0]
System clock stability period, Bits[15:8] (default = 0x00)
0x0108
[7:4]
Unused
[3:0]
System clock stability
period
System clock stability period, Bits[19:16] (default = 0x0)
(default period = 0x00001, or 1 ms)
1
Units are milliseconds. The default value is 0x000001 = 1 (1 ms).
GENERAL CONFIGURATION (REGISTER 0x0200 TO REGISTER 0x0214)
Register 0x0200 to Register 0x0207—Multifunction Pin Control (M0 to M7)
Table 48. Multifunction Pin (M0 to M7) Control1
Address
Bits
Bit Name
Description
0x0200
[7]
M0 in/out
In/out control for the M0 pin
0 (default) = input (control pin)
1 = output (status pin)
[6:0]
M0 function
See Table 25 and Table 26 (default = 0xb0000000)
0x0201
[7]
M1 in/out
In/out control for the M1 pin (same as M0)
[6:0]
M1 function
See Table 25 and Table 26 (default = 0xb0000000)
0x0202
[7]
M2 in/out
In/out control for the M2 pin (same as M0)
[6:0]
M2 function
See Table 25 and Table 26 (default = 0xb0000000)
0x0203
[7]
M3 in/out
In/out control for the M3 pin (same as M0)
[6:0]
M3 function
See Table 25 and Table 26 (default = 0xb0000000)
0x0204
[7]
M4 in/out
In/out control for the M4 pin (same as M0)
[6:0]
M4 function
See Table 25 and Table 26 (default = 0xb0000000)
0x0205
[7]
M5 in/out
In/out control for the M5 pin (same as M0)
[6:0]
M5 function
See Table 25 and Table 26 (default = 0xb0000000)
0x0206
[7]
M6 in/out
In/out control for the M6 pin (same as M0)
[6:0]
M6 function
See Table 25 and Table 26 (default = 0xb0000000)
0x0207
[7]
M7 in/out
In/out control for the M7 pin (same as M0)
[6:0]
M7 function
See Table 25 and Table 26 (default = 0xb0000000)
1
The default setting for all the multifunction pins is as an unused control input pin.
Table 49. IRQ Pin Output Mode
Address
Bits
Bit Name
Description
0x0208
[7:2]
Unused
[1:0]
IRQ pin output mode
Select the output mode of the IRQ pin
00 (default) = NMOS, open drain (requires an external pull-up resistor)
01 = PMOS, open drain (requires an external pull-down resistor)
10 = CMOS, active high
11 = CMOS, active low
相關PDF資料
PDF描述
V375C36M150BL3 CONVERTER MOD DC/DC 36V 150W
MAX3676EHJ+ IC CLOCK RECOVERY 32-TQFP
ADN2813ACPZ IC CLK/DATA REC 1.25GBPS 48LFCSP
AD800-52BRZ IC CLK\DATA RECOVERY PLL 20SOIC
SY87700VZH IC CLK/DATA RECOVERY 3.3V 28SOIC
相關代理商/技術參數(shù)
參數(shù)描述
AD9548BCPZ-REEL7 功能描述:IC CLOCK GEN/SYNCHRONIZR 88LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應商設備封裝:64-TSSOP 包裝:管件
AD9548XCPZ 制造商:Analog Devices 功能描述:
AD9549 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer
AD9549/PCBZ 制造商:Analog Devices 功能描述:DUAL INPUT NETWORK CLOCK GEN/SYNCHRONIZER - Bulk
AD9549A/PCBZ 功能描述:BOARD EVALUATION FOR AD9549A RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源