參數(shù)資料
型號(hào): 84302
廠商: LSI Corporation
英文描述: 4-Port Fast Ethernet Controller( 4端口快速以太網(wǎng)控制器)
中文描述: 4端口快速以太網(wǎng)控制器(4端口快速以太網(wǎng)控制器)
文件頁(yè)數(shù): 6/96頁(yè)
文件大?。?/td> 826K
代理商: 84302
84302 4-Port
Fast Ethernet Controller
4-6
MD400171/C
1.0 Pin Description (continued)
Pin #
67
Pin Name
CLRTXERR
I/O
I
Description
Clear Transmit Error Input.
1 = TXRET_[1:4] Pin for Selected Port is Cleared Low
0 = Not Cleared
This input is clocked in on rising edges of the system clock, SCLK .
Flow Control Input.
132
140
148
156
FCNTRL_1
FCNTRL_2
FCNTRL_3
FCNTRL_4
I
In Half Duplex Mode:
1 = JAM Packet Transmitted When Receive Data Detected.
0 = Normal Operation
In Full Duplex Mode:
1 = MAC Control Pause Frames Transmitted When Receive Data
Detected.
0 = Normal Operation
These inputs, one per port, are clocked in on rising edges of the system
clock, SCLK .
PHY Interface (MII and 10 Mbps Serial)
180
TXC_1
203
TXC_2
226
TXC_3
249
TXC_4
175
TXEN_1
198
TXEN_2
221
TXEN_3
244
TXEN_4
176 177
TXD[3:0]_1
178 179
199 200
TXD[3:0]_2
201 202
222 223
TXD[3:0]_3
224 225
245 246
TXD[3:0]_4
247 248
183
RXC_1
206
RXC_2
229
RXC_3
252
RXC_4
193
CRS_1
216
CRS_2
239
CRS_3
6
CRS_4
191
RXDV_1
214
RXDV_2
237
RXDV_3
4
RXDV_4
I
Transmit Clock Input.
These inputs, one per port, clock out the
transmit data on TXD[3:0]_[1:4] and TXEN_[1:4] to an external Physical
Layer device on rising edges of this clock in MII mode, and on falling
edges of the clock in 10 Mbps Serial mode.
Transmit Enable Output.
These outputs, one per port, are asserted
active high to indicate that data on TXD[3:0] for that port is valid.
These outputs are clocked out on rising edges of TXC_[1:4] in MII mode
and falling edges in 10 Mbps Serial Mode.
Transmit Data Output.
These outputs, one per port, contain nibble
wide transmit data to an external Physical Layer device and are clocked
in on rising edges of TXC_[1:4] in MII Mode. In 10 Mbps Serial mode,
only TXD0 is used and data is clocked in on falling edges of TXC_[1:4].
O
O
I
Receive Clock Input.
These inputs, one per port, clock in receive data
on RXD[3:0]_[1:4], RXDV_[1:4], and RXER_[1:4] from an external
Physical Layer device on rising edges of this clock.
I
Receive Carrier Sense Input.
These inputs, one per port, have to be
asserted active high to indicate that receive data has been detected
on the Physical Layer device for that port.
I
Receive Data Valid Port 1 Input.
These inputs, one per port, have to
be asserted active high on rising edges of RXC_[1:4] to indicate when
receive data is valid on RXD[3:0]_[1:4]. This pin is not used in 10 Mbps
Serial mode.
相關(guān)PDF資料
PDF描述
8430 MULTILAYER Ceramic Chip Inductor
843002JT15N MULTILAYER Ceramic Chip Inductor
843002JT4N7 MULTILAYER Ceramic Chip Inductor
843002JTR10 MULTILAYER Ceramic Chip Inductor
843002KT15N MULTILAYER Ceramic Chip Inductor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
8430200000 功能描述:RELAY GEN PURPOSE SPDT 5A 60V RoHS:是 類別:繼電器 >> 功率,高于 2 安 系列:- 標(biāo)準(zhǔn)包裝:1 系列:MJN 繼電器類型:通用 線圈類型:無(wú)鎖存 線圈電流:8.3mA 線圈電壓:240VAC 觸點(diǎn)形式:3PDT(3 C 型) 觸點(diǎn)額定值(電流):10A 切換電壓:600VAC,28VDC - 最小值 關(guān)閉電壓(最大):204 VAC 關(guān)閉電壓(最?。?- 特點(diǎn):LED 指示燈 安裝類型:可插 端接類型:插入式,QC - 0.187"(4.7mm) 包裝:散裝 觸點(diǎn)材料:銀合金 操作時(shí)間:20ms 釋放時(shí)間:10ms 線圈功率:2 VA 線圈電阻:7.2 千歐 工作溫度:-45°C ~ 45°C 相關(guān)產(chǎn)品:Z254-ND - RELAY SOCKET PCB W/EAR MJNZ253-ND - RELAY SOCKET CHASSIS MT MJNZ252-ND - RELAY SOCKET CHASSIS MJNZ251-ND - RELAY SOCKET DIN RAIL MJN 其它名稱:MJN3CNAC240
843020AY-01 制造商:Integrated Device Technology Inc 功能描述:843020AY-01 - Trays
843020AY-01LF 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
843020AY-01LFT 制造商:Integrated Device Technology Inc 功能描述:PLL Frequency Synthesizer Single 32-Pin LQFP T/R 制造商:Integrated Device Technology Inc 功能描述:32 LQFP (LEAD-FREE) - Tape and Reel
843020AY-01T 制造商:Integrated Device Technology Inc 功能描述:PLL FREQ SYNTHESIZER SGL 32LQFP - Tape and Reel