參數(shù)資料
型號: 62371AB
廠商: Intel Corp.
英文描述: multi-function PCI device(多功能PCI設(shè)備)
中文描述: 多功能PCI設(shè)備(多功能的PCI設(shè)備)
文件頁數(shù): 176/284頁
文件大?。?/td> 1042K
代理商: 62371AB
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁當(dāng)前第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁
82371AB (PIIX4)
E
176
4/9/97 2:23 PM PIIX4aDS
INTEL CONFIDENTIAL
(until publication date)
PRELIMINARY
8.6.6.
INTERRUPT MASKS
Masking on an Individual Interrupt Request Basis
Each interrupt request input can be masked individually by the Interrupt Mask Register (IMR). This register is
programmed through OCW1. Each bit in the IMR masks one interrupt channel, if it is set to a 1. Bit 0 masks
IRQ0, Bit 1 masks IRQ1 and so forth. Masking an IRQ channel does not affect the other channel’s operation,
with one exception. Masking IRQ2 on CNTRL-1 will mask off all requests for service from CNTRL-2. The
CNTRL-2 INTR output is physically connected to the CNTRL-1 IRQ2 input.
Special Mask Mode
Some applications may require an interrupt service routine to dynamically alter the system priority structure
during its execution under software control. For example, the routine may wish to inhibit lower priority requests
for a portion of its execution but enable some of them for another portion.
The difficulty is that if an Interrupt Request is acknowledged and an End of Interrupt command did not reset its IS
bit (i.e., while executing a service routine), the Interrupt Controller would have inhibited all lower priority requests
with no easy way for the routine to enable them.
The Special Mask Mode enables all interrupts not masked by a bit set in the Mask Register. Interrupt service
routines that require dynamic alteration of interrupt priorities can take advantage of the Special Mask Mode. For
example, a service routine can inhibit lower priority requests during a part of the interrupt service, then enable
some of them during another part.
In the Special Mask Mode, when a mask bit is set to 1 in OCW1, it inhibits further interrupts at that level and
enables interrupts from all other levels (lower as well as higher) that are not masked.
Thus, any interrupts may be selectively enabled by loading the Mask Register with the appropriate pattern.
Without Special Mask Mode, if an interrupt service routine acknowledges an interrupt without issuing an EOI to
clear the IS bit, the interrupt controller inhibits all lower priority requests. The Special Mask Mode provides an
easy way for the interrupt service routine to selectively enable only the interrupts needed by loading the Mask
register.
The special Mask Mode is set by OCW3 where: SSMM=1, SMM=1, and cleared where SSMM=1, SMM=0.
8.6.7.
READING THE INTERRUPT CONTROLLER STATUS
The input status of several internal registers can be read to update the user information on the system. The
Interrupt Request Register (IRR) and In-Service Register (ISR) can be read via OCW3. The Interrupt Mask
Register (IMR) is read via a read of OCW1. Brief descriptions of the ISR, the IRR, and the IMR follow.
Interrupt Request Register (IRR):
8-bit register which contains the status of each interrupt request line.
Bits that are clear indicate interrupts that have not requested service. The Interrupt Controller clears the
IRR’s highest priority bit during an interrupt acknowledge cycle. (Not affected by IMR).
In-Service Register (ISR):
8-bit register indicating the priority levels currently receiving service. Bits that are
set indicate interrupts that have been acknowledged and their interrupt service routine started. Bits that are
cleared indicate interrupt requests that have not been acknowledged, or interrupt request lines that have not
been asserted. Only the highest priority interrupt service routine executes at any time. The lower priority
interrupt services are suspended while higher priority interrupts are serviced. The ISR is updated when an
End of Interrupt Command is issued.
Interrupt Mask Register (IMR):
8-bit register indicating which interrupt request lines are masked.
相關(guān)PDF資料
PDF描述
6259 CONNECTOR ACCESSORY
6273 8-BIT LATCHED DMOS POWER DRIVER
6275 8-BIT SERIAL-INPUT, CONSTANTCURRENT LATCHED LED DRIVER
6276 16-BIT SERIAL-INPUT, CONSTANTCURRENT LATCHED LED DRIVER
6277 8-BIT SERIAL-INPUT, CONSTANTCURRENT LATCHED LED DRIVER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
6237201015 制造商:Varta 功能描述:2/3 A Series Lithium 3 V 1350 mAh With Sleeve and Wire Cylindrical Battery
6237201301 制造商:Varta 功能描述:BATTERY LITHIUM 2/3AA PCB 3V 制造商:Varta 功能描述:BATTERY, LITHIUM, 2/3AA, PCB, 3V 制造商:Varta 功能描述:2/3 AA Lithium 3 V 1350 mAh PCB Cylindrical Battery
62372091322 制造商:3M Electronic Products Division 功能描述:HOT MELT ADHESIVELM Q 5/8"X8" 制造商:3M Electronic Products Division 功能描述:SCOTCH-WELD HOT MELT/LOW MELT 5KG 3762M
62372093302 制造商:3M Electronic Products Division 功能描述:HOT MELT ADHESIVE
62372098301 制造商:3M Electronic Products Division 功能描述:HOT MELT ADHESIVE