- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄208011 > 5962-9162303MXC (TEXAS INSTRUMENTS INC) GRAPHICS PROCESSOR, CPGA145 PDF資料下載
參數(shù)資料
| 型號： | 5962-9162303MXC |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 圖形處理器 |
| 英文描述： | GRAPHICS PROCESSOR, CPGA145 |
| 封裝： | CERAMIC, PGA-145 |
| 文件頁數(shù)： | 81/98頁 |
| 文件大?。?/td> | 1546K |
| 代理商： | 5962-9162303MXC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁當前第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
SMJ34020A
GRAPHICS SYSTEM PROCESSOR
SGUS011D -- APRIL 1991 -- REVISED SEPTEMBER 2004
82
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251--1443
local-bus timing: RAS, CAS0--CAS3,WE,TR/QE, and SF (see Notes 5 and 8 and Figure 49)
NO
34020A-32
34020A-40
UNIT
NO.
MIN
MAX
MIN
MAX
UNIT
62
th(LAV-CTV)
Hold time, LAD0--LAD31 read data valid
after earlier of DDIN, low after RAS,
CAS,orTR/QE high
3.5
ns
76
td(CK1L-REL)
Delay time, RAS low after LCLK1 no
longer high
tQ+12+s
tQ+10+ s
ns
77
td(CK1L-REH)
Delay time, RAS high after LCLK1 no
longer high
tQ+12
tQ+10
ns
78
td(CK1H-CEL)
Delay time, CAS low after LCLK1 no
longer low
tQ+12
tQ+10
ns
79
td(CK1L-CEH)
Delay time, CAS high after LCLK1 no
longer high
tQ+12
tQ+10
ns
80
td(CK2L-WEL)
Delay time, WE low after LCLK2 no
longer high
tQ+15+s
tQ+13.5+ s
ns
81
td(CK1L-WEH)
Delay time, WE high after LCLK1 no
longer high
tQ+15
tQ +15
ns
82
td(CK2L-TRL)
Delay time, TR/QE low after LCLK2 no
longer high
tQ+15+s
tQ+13.5+ s
ns
83
td(CK1L-TRH)
Delay time, TR/QE high after LCLK1 no
longer high
tQ+15
tQ+13.5
ns
84
td(CK1H-SFV)
Delay time, SF valid after LCLK1 no
longer low
tQ+22
tQ+20
ns
85
td(CK2L-SFV)
Delay time, SF valid after LCLK2 no
longer high
tQ+22+s
tQ+20+ s
ns
86
td(CK2L-SFZ)
Delay time, SF in the high-impedance
state after LCLK2 no longer high
tQ+22 *
tQ+20 *
ns
87
tsu(ADV-REL)
Setup time, row address valid before
RAS no longer high
2tQ--22
2tQ--20
ns
88
th(ADV-REL)
Hold time, row address valid after RAS
low
tQ--5+ s
ns
89
tsu(RCV-CEL)
Setup time, column address valid before
CAS no longer high
tQ--22
tQ--20
ns
90
th(RCV-CEH)
Hold time, column address valid after
CAS high
tQ--15
tQ--13.5
ns
91
tsu(CAV-CEL)
Setup time, write data valid before CAS
no longer high
tQ--22
tQ--20
ns
92
th(CAV-CEH)
Hold time, write data valid after CAS no
longer low
tQ--15
tQ--13.5
ns
93
ta(LAV-REL)
Access time, data-in valid after RAS low
(assuming maximum transition time)
4tQ--8+s
4tQ--8+ s
ns
94
ta(LAV-CEL)
Access time, data-in valid after CASL no
longer high
2tQ--8
ns
95
ta(LAV-RCV)
Access time, data-in valid after column
address valid
3tQ--20+s
3tQ -- 12
ns
Parameters 87 and 88 also apply to WE,TR/QE, and SF relative to RAS.
* This parameter is not production tested.
NOTES: 5. s =tQ if using the clock stretch;
s = 0 otherwise
11. Parameter 96 has been eliminated.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962H9215308QUX | 32K X 8 STANDARD SRAM, 40 ns, DFP36 |
| 5962H9215306VMX | 32K X 8 STANDARD SRAM, 60 ns, CDIP28 |
| 5962-9309104HYX | 512K X 8 EEPROM 5V MODULE, 200 ns, CDIP32 |
| 5962-9458503H6X | 128K X 32 EEPROM 5V MODULE, 200 ns, CPGA66 |
| 5962-9461115HTX | 512K X 32 MULTI DEVICE SRAM MODULE, 20 ns, CPGA66 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-9162304MYA | 制造商:Texas Instruments 功能描述:2ND GENERATION GRAPHICS SIGNAL PROCESSOR - Rail/Tube |
| 5962-9162501HXA | 制造商:International Rectifier 功能描述:DC/DC CONVERTER, CLASS H - Rail/Tube |
| 5962-9162501HZA | 制造商:International Rectifier 功能描述:DC/DC CONVERTER, FLANGED, CLASS H - Rail/Tube |
| 5962-9162502HXA | 制造商:International Rectifier 功能描述:DC/DC CONVERTER, CLASS H, SLAVE - Rail/Tube |
| 5962-9162502HZA | 制造商:International Rectifier 功能描述:DC/DC CONVERTER, FLANGED, CLASS H, SLAVE - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。