- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄208011 > 5962-9162303MXC (TEXAS INSTRUMENTS INC) GRAPHICS PROCESSOR, CPGA145 PDF資料下載
參數(shù)資料
| 型號： | 5962-9162303MXC |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 圖形處理器 |
| 英文描述： | GRAPHICS PROCESSOR, CPGA145 |
| 封裝： | CERAMIC, PGA-145 |
| 文件頁數(shù)： | 68/98頁 |
| 文件大?。?/td> | 1546K |
| 代理商： | 5962-9162303MXC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當(dāng)前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
SMJ34020A
GRAPHICS SYSTEM PROCESSOR
SGUS011D -- APRIL 1991 -- REVISED SEPTEMBER 2004
70
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251--1443
CLKIN and RESET timing requirements (see Figure 40)
NO
SMJ34020A-32
34020A-40
UNIT
NO.
MIN
MAX
MIN
MAX
UNIT
1
tc(CKI)
Cycle time, period of CLKIN (4tQ)
31.25
50
25
50
ns
2
tw(CKIH)
Pulse duration, CLKIN high
10
8
ns
3
tw(CKIL)
Pulse duration, CLKIN low
10
8
ns
4
tt(CKI)
Transition time, CLKIN
2*
5*
2
5*
ns
5
th(CKI-RSL)
Hold time, RESET low after CLKIN high
15
12
ns
6
tsu(RSH-CKI)
Setup time, RESET high to CLKIN no longer
low
10
6
ns
7
t
Pulse duration, Initial reset during powerup
160tQ -- 40
ns
7
tw(RSL)
Pulse duration,
RESET low
Reset during active operation
16tQ -- 40
ns
8
tsu(CSL-RSH)
Setup time, HCS low to RESET high to
configure self-bootstrap mode
8tQ+55
ns
9
td(CSH-RSH)
Delay time, HCS no longer low to RESET high
to configure self-bootstrap mode
4tQ -- 50§
ns
10
tw(CSL)
Pulse duration, HCS low to configure GSP in
self-bootstrap mode
4tQ+55
ns
These timings are required only to synchronize the SMJ34020A to a particular quarter cycle.
The initial reset pulse on powerup must remain valid until all internal states have been initialized. Resets applied after the SMJ34020A has been
initialized need to be present only long enough to be recognized by the internal logic; the internal logic maintains an internal reset until all internal
states have been initialized (34 LCLK1 cycles).
§ Parameter 9 is the maximum amount by which the RESET low-to-high transition can be delayed after the start of the HCS low-to-high transition
and still assure that the SMJ34020A is configured to run in the self-bootstrap mode (HLT bit = 0) following the end of reset.
* The parameter is not production tested.
2
1
3
4
5
6
7
8
9
10
CLKIN
RESET
HCS
Figure 40. CLKIN and RESET Timing Requirements
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962H9215308QUX | 32K X 8 STANDARD SRAM, 40 ns, DFP36 |
| 5962H9215306VMX | 32K X 8 STANDARD SRAM, 60 ns, CDIP28 |
| 5962-9309104HYX | 512K X 8 EEPROM 5V MODULE, 200 ns, CDIP32 |
| 5962-9458503H6X | 128K X 32 EEPROM 5V MODULE, 200 ns, CPGA66 |
| 5962-9461115HTX | 512K X 32 MULTI DEVICE SRAM MODULE, 20 ns, CPGA66 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-9162304MYA | 制造商:Texas Instruments 功能描述:2ND GENERATION GRAPHICS SIGNAL PROCESSOR - Rail/Tube |
| 5962-9162501HXA | 制造商:International Rectifier 功能描述:DC/DC CONVERTER, CLASS H - Rail/Tube |
| 5962-9162501HZA | 制造商:International Rectifier 功能描述:DC/DC CONVERTER, FLANGED, CLASS H - Rail/Tube |
| 5962-9162502HXA | 制造商:International Rectifier 功能描述:DC/DC CONVERTER, CLASS H, SLAVE - Rail/Tube |
| 5962-9162502HZA | 制造商:International Rectifier 功能描述:DC/DC CONVERTER, FLANGED, CLASS H, SLAVE - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。