- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄208011 > 5962-9162303MXC (TEXAS INSTRUMENTS INC) GRAPHICS PROCESSOR, CPGA145 PDF資料下載
參數(shù)資料
| 型號： | 5962-9162303MXC |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 圖形處理器 |
| 英文描述： | GRAPHICS PROCESSOR, CPGA145 |
| 封裝： | CERAMIC, PGA-145 |
| 文件頁數(shù)： | 16/98頁 |
| 文件大?。?/td> | 1546K |
| 代理商： | 5962-9162303MXC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
SMJ34020A
GRAPHICS SYSTEM PROCESSOR
SGUS011D -- APRIL 1991 -- REVISED SEPTEMBER 2004
23
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251--1443
enabling clock stretch (continued)
When stretch mode is enabled, the following machine cycles are stretched:
D
All address cycles of all memory-access sequences
D
Read data cycles in read-modify-write sequences
Notes:
a) The host default cycle shown in the TMS34020 User’s Guide is not stretched because it is not a true
address cycle; that is, RAS, etc., do not go low.
b) The CPU default cycle, which is similar to the host default cycle in that RAS, etc., do not go low, is
also not stretched.
c) Clock-stretch mode disregards the page-mode input so that read data cycles in nonpage-mode
read-modify-write sequences are stretched even though there are no timing constraints that require
astretch.
d) All other memory subcycles are not stretched, even if the SMJ34020A is running with the CSE bit
set to 1.
The advantage of this implementation of clock-stretch mode is that the SMJ34020A can execute code at
maximum speed, slowing down only during certain parts of memory access sequences.
It is important to remember that a stretched cycle is 25% longer than a normal cycle and that the SMJ34020A
(with the exception of the video logic, which is clocked independently by VCLK) effectively slows down during
such a stretched cycle.
Figure 5 through Figure 8 show examples of stretch-mode memory operations.
READ
ADDR
READ
ADDR
4
3
2
1
4
3
2
1
4
3
2
1
4
3
2
1
READ
ADDR
READ
ADDR
4
3
2
1
4
3
1
4
3
2
4
3
2
11
2
Stretch
Stretch Mode Enabled
Stretch Mode Disabled
Figure 5. Two 32-Bit Nonpage-Mode Reads
WRITE
READ
ADDR
4
3
2
1
4
3
2
1
4
3
2
1
WRITE
READ
ADDR
4
3
2
4
3
2
4
3
2
11
1
Stretch
Stretch Mode Enabled
Stretch Mode Disabled
Figure 6. One 32-Bit Page-Mode Read-Modify-Write
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962H9215308QUX | 32K X 8 STANDARD SRAM, 40 ns, DFP36 |
| 5962H9215306VMX | 32K X 8 STANDARD SRAM, 60 ns, CDIP28 |
| 5962-9309104HYX | 512K X 8 EEPROM 5V MODULE, 200 ns, CDIP32 |
| 5962-9458503H6X | 128K X 32 EEPROM 5V MODULE, 200 ns, CPGA66 |
| 5962-9461115HTX | 512K X 32 MULTI DEVICE SRAM MODULE, 20 ns, CPGA66 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-9162304MYA | 制造商:Texas Instruments 功能描述:2ND GENERATION GRAPHICS SIGNAL PROCESSOR - Rail/Tube |
| 5962-9162501HXA | 制造商:International Rectifier 功能描述:DC/DC CONVERTER, CLASS H - Rail/Tube |
| 5962-9162501HZA | 制造商:International Rectifier 功能描述:DC/DC CONVERTER, FLANGED, CLASS H - Rail/Tube |
| 5962-9162502HXA | 制造商:International Rectifier 功能描述:DC/DC CONVERTER, CLASS H, SLAVE - Rail/Tube |
| 5962-9162502HZA | 制造商:International Rectifier 功能描述:DC/DC CONVERTER, FLANGED, CLASS H, SLAVE - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。