- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄208011 > 5962-9162303MXC (TEXAS INSTRUMENTS INC) GRAPHICS PROCESSOR, CPGA145 PDF資料下載
參數(shù)資料
| 型號： | 5962-9162303MXC |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 圖形處理器 |
| 英文描述： | GRAPHICS PROCESSOR, CPGA145 |
| 封裝： | CERAMIC, PGA-145 |
| 文件頁數(shù)： | 58/98頁 |
| 文件大?。?/td> | 1546K |
| 代理商： | 5962-9162303MXC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當前第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
SMJ34020A
GRAPHICS SYSTEM PROCESSOR
SGUS011D -- APRIL 1991 -- REVISED SEPTEMBER 2004
61
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251--1443
cycle timing examples (continued)
Data transfer from memory to a coprocessor requires an initialization cycle to inform the coprocessor what is
to be transferred and then a memory cycle to perform the actual transfer (Figure 34). The coprocessor can place
status information on LAD during the initialization cycle for the SMJ34020A. Two types of
memory-to-coprocessor instructions are supported: one provides a count (from 1 to 32) of data to be moved
in the instruction; the other specifies a register in the SMJ34020A to be used for the count. Both instructions
specify a register to be used as an index into memory. The index can be postincremented or predecremented
on each transfer cycle.
GI
LAD
Command
Address
ALTCH
RAS
WE
Q4
Q1
Q2
Q3
Q4
Q1
Q2
Q3
Q4
Q1
R1
Q2
Q3
Q1
CAMD
CAS
TR/QE
SF
DDIN
DDOUT
R0
Data 1
PGMD
SIZE16
LRDY
BUSFLT
RCA
LAD
Data 2
2nd Column
1st Column
Row
Q2
Q3
Q4
Q1
Q2
Q3
Q4
Q1
LCLK1
LCLK2
(TMS34020A)
(memory)
Command Cycle
Address
Data Tansfer
Data Transfer
Q4
(see Note A)
(see Note B)
See clock stretch, page 21.
NOTES: A. LAD (SMJ34020A): Output to LAD by the SMJ34020A
LAD (memory):
Output to LAD by the memory
Command:
Coprocessor ID, instruction and status code present on LAD
Address:
Memory address for the data transfer with coprocessor status code
Data n:
Data to or from the coprocessor (number of values transferred depends on a value in a register or count in
the instruction)
B. All coprocessor cycles are implemented as 32-bit operations; therefore SIZE16 should be high during these cycles.
Figure 34. Transfer Memory to Coprocessor Register(s)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962H9215308QUX | 32K X 8 STANDARD SRAM, 40 ns, DFP36 |
| 5962H9215306VMX | 32K X 8 STANDARD SRAM, 60 ns, CDIP28 |
| 5962-9309104HYX | 512K X 8 EEPROM 5V MODULE, 200 ns, CDIP32 |
| 5962-9458503H6X | 128K X 32 EEPROM 5V MODULE, 200 ns, CPGA66 |
| 5962-9461115HTX | 512K X 32 MULTI DEVICE SRAM MODULE, 20 ns, CPGA66 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-9162304MYA | 制造商:Texas Instruments 功能描述:2ND GENERATION GRAPHICS SIGNAL PROCESSOR - Rail/Tube |
| 5962-9162501HXA | 制造商:International Rectifier 功能描述:DC/DC CONVERTER, CLASS H - Rail/Tube |
| 5962-9162501HZA | 制造商:International Rectifier 功能描述:DC/DC CONVERTER, FLANGED, CLASS H - Rail/Tube |
| 5962-9162502HXA | 制造商:International Rectifier 功能描述:DC/DC CONVERTER, CLASS H, SLAVE - Rail/Tube |
| 5962-9162502HZA | 制造商:International Rectifier 功能描述:DC/DC CONVERTER, FLANGED, CLASS H, SLAVE - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。