28F1602C3, 28F3204C3
E
18
PRODUCT PREVIEW
Table 8. Block Locking State Transitions
Current State
Erase/Prog
Lock Command Input Result [Next State]
WP#
DQ
1
DQ
0
Name
Allowed
Lock
Unlock
Lock-Down
0
0
0
“Unlocked”
Yes
Goes To [001]
No Change
Goes To [011]
0
0
1
“Locked”
(Default)
No
No Change
Goes To [000]
Goes To [011]
0
1
1
“Locked-
Down”
No
No Change
No Change
No Change
1
0
0
“Unlocked”
Yes
Goes To [101]
No Change
Goes To [111]
1
0
1
“Locked”
No
No Change
Goes To [100]
Goes To [111]
1
1
0
Lock-Down
Disabled
Yes
Goes To [111]
No Change
Goes To [111]
1
1
1
Lock-Down
Disabled
No
No Change
Goes To [110]
No Change
NOTES:
1.
In this table, the notation [XYZ] denotes the locking state of a block, where X = WP#, Y = DQ
, and Z = DQ
. The current
locking state of a block is defined by the state of WP# and the two bits of the block lock status (DQ
0
, DQ
1
). DQ
0
indicates if
a block is locked (1) or unlocked (0). DQ
1
indicates if a block has been locked-down (1) or not (0).
At power-up or device reset, all blocks default to Locked state [001] (if WP# = 0). Holding WP# = 0 is the recommended
default.
The
“Erase/Program Allowed” column shows whether erase and program operations are enabled (Yes) or disabled (No)
in that block’s current locking state.
The “Lock Command Input Result [Next State]” column shows the result of writing the three locking commands (Lock,
Unlock, Lock-Down) in the current locking state. For example, “Goes To [001]” would mean that writing the command to a
block in the current locking state would change it to [001].
2.
3.
4.
7.1
Reading the Protection
Register
The protection register is read in the configuration
read mode. The device is switched to this mode by
writing the Read Configuration command (90H).
Once in this mode, read cycles from addresses
shown in Appendix E retrieve the specified
information. To return to read array mode, write the
Read Array command (FFH).
7.2
Programming the Protection
Register
The protection register bits are programmed using
the two-cycle Protection Program command. The
64-bit number is programmed 16 bits at a time for
word-wide parts. First write the Protection Program
Setup command, C0H. The next write to the device
will latch in address and data and program the
specified location. The allowable addresses are
shown in Appendix E. See Figure 20 for the
Protection Register Programming Flowchart
Any attempt to address Protection Program
commands outside the defined protection register
address space will result in a status register error
(program error bit SR.4 will be set to 1). Attempting
to program or to a previously locked protection
register segment will result in a status register error
(program error bit SR.4 and lock error bit SR.1 will
be set to 1).