- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370034 > 28222-13 (Conexant Systems, Inc.) ATM Transmitter/Receiver with UTOPIA Interface PDF資料下載
參數(shù)資料
| 型號： | 28222-13 |
| 廠商： | Conexant Systems, Inc. |
| 英文描述： | ATM Transmitter/Receiver with UTOPIA Interface |
| 中文描述： | 自動柜員機發(fā)射機/接收機的UTOPIA接口 |
| 文件頁數(shù)： | 95/161頁 |
| 文件大?。?/td> | 1832K |
| 代理商： | 28222-13 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁當前第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁
CN8223
3.0 Registers
ATM Transmitter/Receiver with UTOPIA Interface
3.3 Configuration Control Registers
100046C
Conexant
3-9
Selects the active edge of the transmit clock output when connecting directly to an
external LIU. When this bit is low, the falling edge of TCLKO (or TCLKO_HS±) will be
centered on the relevant data outputs. When this bit is high, the rising edge of
TCLKO (or TCLKO_HS±) will be centered on the data outputs.
0x02
—
CONFIG_3 (Configuration Control Register 3)
The CONFIG_ 3 register is located at address 0x02 and controls miscellaneous functions.
Bit
Field
Size
Name
Description
15
–
12
4
Accept/Reject
Header
–
Port 3
–
0
Allows each receive port to be programmed to either accept or reject cells with
headers as specified in the RXHDR registers. When this bit is low, cells with
headers matching the header value (as qualified by the mask value) for the port will
be accepted and written out to the port. When this bit is high, cells with matching
headers (as qualified by the mask value) will be rejected, and all other cells will be
accepted and written out to the port.
11
1
Count Block Errors
Changes the count function of Error Counters 5
–
9 [0x44
–
0x48]. When this bit is
low, the counters count the actual number of errored bits in the BIP or FEBE octets.
When this bit is high, the counters increment once for each errored BIP or FEBE
block per G.826.
10
1
Reserved
Set to 0.
9
1
Line Loopback
Enables a loopback of the incoming receive data and clock to the transmit data and
clock outputs. The receive data is still processed by the receiver circuitry. Invert TX
Clock Output (bit 7) is functional in this mode to allow inversion of the looped clock
at TCLKO (or TCLKO_HS±). Line Loopback is not functional for TAXI or external
framer modes. Upon a hardware RESET (pin 118), this bit will be cleared (set to 0).
8
1
Invert RX Clock
Sampling
Selects the edge of the receive clock input where the incoming receive data is
sampled. When this bit is low, the incoming data on RXIN (or RXIN_HS±) is
sampled by the falling edge of RXCKI (or RXCKI_HS±). When this bit is high, the
incoming data is sampled on the rising edge. This bit must be set for operation in
TAXI mode.
7
1
Invert TX Clock
Output
6
1
For DS3 and G.751
E3 PLCP modes:
Force Nibble
Stuffing
If this bit is low, 13/14 nibble stuffing is performed in DS3 and G.751 E3 PLCP
modes. Stuffing is performed to synchronize the transmit PLCP with either the
external 8 kHz frame reference or the receive PLCP framer, depending on the setting
of External 8 kHz Timing in the CONFIG_1 register.
If this bit is high, the transmitter PLCP framing is allowed to free-run to an
internally generated 8 k frame rate when no clock is available from the 8 kHz input
or the receive PLCP framer. This bit is ignored in modes that do not perform nibble
stuffing.
6
1
For STS-3c and
STM-1 modes: Tx
Overhead Control
In STS-3c and STM-1 modes, this bit determines whether Transmit Overhead bytes
G1, K2#1, and Z2#3 are input from the Transmit Overhead bus or are internally
generated.
When this bit is set to 0 the following are internally generated:
G1-Path FEBE/RDI
—
Path FEBE is automatically generated in response to
Path BIP errors.
Path RDI (yellow alarm) is inserted according to CONFIG_5, bits 2 and 3.
K2#1
—
Line FERF is transmitted by setting CONFIG_2 bit 5 to a 1.
Z2#3
—
Line FEBE alarm is transmitted automatically in response to Line
BIP errors.
When this bit is set to 1, these bytes are obtained from the external TXOVH bus.
5
1
Parity Odd/Even
Set to 1: odd parity FIFO port generation and checking.
Set to 0: even parity FIFO port generation and checking.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28222-14 | ATM Transmitter/Receiver with UTOPIA Interface |
| 28233-11 | ATM Transmitter/Receiver with UTOPIA Interface |
| 28C010TRPDB-12 | 150 x 32 pixel format, LED Backlight available |
| 28C010TRT1DE-15 | 1 Megabit (128K x 8-Bit) EEPROM |
| 28C010TRT1DE-20 | 1 Megabit (128K x 8-Bit) EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28222-14 | 制造商:CONEXANT 制造商全稱:CONEXANT 功能描述:ATM Transmitter/Receiver with UTOPIA Interface |
| 282222-003 | 制造商:TE Connectivity 功能描述:81044/12-16-2 - Cable Rools/Shrink Tubing |
| 282223-003 | 制造商:TE Connectivity 功能描述:81044/12-16-3 - Cable Rools/Shrink Tubing |
| 282224-003 | 制造商:TE Connectivity 功能描述:81044/12-16-4 - Cable Rools/Shrink Tubing |
| 282224-1 | 功能描述:汽車連接器 ECONOSEAL RCPT CONT .5MM RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風格: 端接類型: 觸點電鍍:Nickel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。