- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370034 > 28222-13 (Conexant Systems, Inc.) ATM Transmitter/Receiver with UTOPIA Interface PDF資料下載
參數(shù)資料
| 型號(hào)： | 28222-13 |
| 廠商： | Conexant Systems, Inc. |
| 英文描述： | ATM Transmitter/Receiver with UTOPIA Interface |
| 中文描述： | 自動(dòng)柜員機(jī)發(fā)射機(jī)/接收機(jī)的UTOPIA接口 |
| 文件頁(yè)數(shù)： | 90/161頁(yè) |
| 文件大?。?/td> | 1832K |
| 代理商： | 28222-13 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)當(dāng)前第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)
3.0 Registers
CN8223
3.3 Configuration Control Registers
ATM Transmitter/Receiver with UTOPIA Interface
3-4
Conexant
100046C
one-second interval, the second read gives the current state of the status word and
clears it.
3.3 Configuration Control Registers
0x00—CONFIG_1 (Configuration Control Register 1)
The CONFIG_1 register is located at address 0x00. This register sets chip parameters for both transmit and
receive operations. The line interface type is set for both transmit and receive by bits 7
–
0. Valid combinations of
bits 7
–
0 for the line interface type in this register are given in
Table 3-3
.
Bit
Field
Size
Name
Description
15
1
STS-1 Stuffing
Option
Enables an alternate ATM mapping for STS-1 mode. If this bit is set, then 84
columns of the SPE are available for ATM cell octets. If this bit is not set, then all 86
columns of the SPE are available for ATM cell octets.
14
1
Source Loopback
Causes the receiver input to be taken from the transmitter output in all modes; the
transmitter output is unaffected. This function allows the generation of
self-diagnostic routines at system startup to ensure the health of the line/physical
framing process. If an external framer mode is selected, the external framer needs to
continue providing an input to TXSYI when source loopback is enabled. Source
loopback does not work in TAXI mode.
13
1
Enable One-Second
Latching of Line
Counters
Causes status indications in the line/PHY counters (other than LCV) to be latched at
one-second intervals. This interval is determined by successive rising clock edges to
ONESECI. If an alarm condition is present during a one-second interval, it is
available to be read on the successive interval. Otherwise, the status is latched and
held until it is read. If this bit is set and the status word is read twice within a
12
1
Enable One-Second
Latching of Line
Status
Causes status indications in the LINE_STATUS register to be latched at one-second
intervals. The one-second interval is determined by successive rising clock edges to
ONESECI. If an alarm condition is present during a one-second interval, it is
available to be read on the successive interval. Otherwise, the status is latched and
held until it is read. If this bit is set and the status word is read twice within a
one-second interval, the second read gives the current state of the status word and
clears it.
11
1
External 8 kHz
Timing
Forces the transmit PLCP to be synchronized to an external 8 kHz timing reference
rather than to the received PLCP reference. This control bit is meaningful only in
57-octet DS3 and E3 formats.
10
1
Receiver Hold
Enable
Allows the RCV_HLD input to disable cell processing. Internal cell receiver functions
will operate, but no segments will be accepted by the cell validation state machine or
output on the FIFO ports.
9
1
Enable Cell
Scrambler
Enables the x
43
+ 1 scrambler (required for 53-octet direct mapping) for cell
payload.
8
1
Disable LOCD
Allows cell validation and error counting to continue when cell delineation is lost (via
either PLCP or HEC).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28222-14 | ATM Transmitter/Receiver with UTOPIA Interface |
| 28233-11 | ATM Transmitter/Receiver with UTOPIA Interface |
| 28C010TRPDB-12 | 150 x 32 pixel format, LED Backlight available |
| 28C010TRT1DE-15 | 1 Megabit (128K x 8-Bit) EEPROM |
| 28C010TRT1DE-20 | 1 Megabit (128K x 8-Bit) EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28222-14 | 制造商:CONEXANT 制造商全稱:CONEXANT 功能描述:ATM Transmitter/Receiver with UTOPIA Interface |
| 282222-003 | 制造商:TE Connectivity 功能描述:81044/12-16-2 - Cable Rools/Shrink Tubing |
| 282223-003 | 制造商:TE Connectivity 功能描述:81044/12-16-3 - Cable Rools/Shrink Tubing |
| 282224-003 | 制造商:TE Connectivity 功能描述:81044/12-16-4 - Cable Rools/Shrink Tubing |
| 282224-1 | 功能描述:汽車連接器 ECONOSEAL RCPT CONT .5MM RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風(fēng)格: 端接類型: 觸點(diǎn)電鍍:Nickel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。