參數(shù)資料
型號： 28222-13
廠商： Conexant Systems, Inc.
英文描述： ATM Transmitter/Receiver with UTOPIA Interface
中文描述： 自動柜員機發(fā)射機/接收機的UTOPIA接口
文件頁數(shù)： 63/161頁
文件大?。?/td> 1832K
代理商： 28222-13
overflow. Reading the interrupt source register allows the microprocessor to
identify overflows and update internal counts. All counters can be read by the
microprocessor and are cleared when read.
CN8223
2.0 Functional Description
ATM Transmitter/Receiver with UTOPIA Interface
2.6 ATM Cell Processing
100046C
Conexant
2-29
2.6.2 Cell Validation for Receive
Cell validation refers to the checking of cells coming in from the PHY block for
proper format. Modes that deliver 48-, 52- or 53-octet cells, or 57-octet PLCP
slots to the FIFO output ports are provided by the CN8223.
Four modes are available for cell output:
A test mode writes the entire 57-octet PLCP slot to the FIFO interface.
A 53-octet mode writes the 53-octet ATM cell to the FIFO interface.
A 52-octet mode writes the ATM cell without the HEC octet to the FIFO
interface.
A final mode delivers 48-octet cell payloads to the FIFO interface.
When the UTOPIA interface mode is used, only 53-octet output is available.
The protocol verification provided includes HEC validation with ATM or
SMDS/802.6 coverage, cell header filter/screen against four maskable 32-bit
programmable values, validation of payload length per segment type, and correct
payload CRC value. Status reporting on validation steps is via error counters and
status register indications. Status bits can be programmed to generate interrupts to
the microprocessor. Each validation step can be individually disabled. Cells are
routed to one of four output ports if a match to that port
’
s programmable header
value is made.
Each cell is output to the ATM interface after a 6- or 10-octet buffer to allow
for header processing. A
“
cell-valid
”
output pin is provided to indicate that none
of the enabled error checks detected an error. The UTOPIA internal FIFO or
external circuitry is notified to discard the cell when the valid indication goes
inactive. Idle cells are automatically deleted from the ATM layer output. Parity
and control/delineation signals are provided with each octet at the port interface.
The microprocessor receives status and error counts as cell validation proceeds.
All event and error counters can be programmed to cause an interrupt on
相關(guān)PDF資料
PDF描述
28222-14 ATM Transmitter/Receiver with UTOPIA Interface
28233-11 ATM Transmitter/Receiver with UTOPIA Interface
28C010TRPDB-12 150 x 32 pixel format, LED Backlight available
28C010TRT1DE-15 1 Megabit (128K x 8-Bit) EEPROM
28C010TRT1DE-20 1 Megabit (128K x 8-Bit) EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
28222-14 制造商:CONEXANT 制造商全稱:CONEXANT 功能描述:ATM Transmitter/Receiver with UTOPIA Interface
282222-003 制造商:TE Connectivity 功能描述:81044/12-16-2 - Cable Rools/Shrink Tubing
282223-003 制造商:TE Connectivity 功能描述:81044/12-16-3 - Cable Rools/Shrink Tubing
282224-003 制造商:TE Connectivity 功能描述:81044/12-16-4 - Cable Rools/Shrink Tubing
282224-1 功能描述:汽車連接器 ECONOSEAL RCPT CONT .5MM RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風(fēng)格: 端接類型: 觸點電鍍:Nickel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*