參數(shù)資料
型號(hào)： XQV300-4BGG352N
廠商： XILINX INC
元件分類(lèi)： FPGA
英文描述： FPGA, 1536 CLBS, 322970 GATES, PBGA352
封裝： PLASTIC, BGA-352
文件頁(yè)數(shù)： 27/31頁(yè)
文件大?。?/td> 253K
代理商： XQV300-4BGG352N
QPro Virtex 2.5V QML High-Reliability FPGAs
DS002 (v1.5) December 5, 2001
Preliminary Product Specification
1-800-255-7778
R
Virtex Switching Characteristics
Testing of switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Internal timing parameters are
derived from measuring internal test patterns. Listed below
are representative values. For more specific, more precise,
and worst-case guaranteed data, use the values reported
by the static timing analyzer (TRCE in the Xilinx Develop-
ment System) and back-annotated to the simulation netlist.
All timing parameters assume worst-case operating condi-
tions (supply voltage and junction temperature). Values
apply to all Virtex devices unless otherwise noted.
IOB Input Switching Characteristics
Input delays associated with the pad are specified for
LVTTL levels. For other standards, adjust the delays with
Symbol
Description
Device
Speed Grade
Units
-4
Min
Max
Propagation Delays
TIOPI
Pad to I output, no delay
All
-
1.0
ns
TIOPID
Pad to I output, with delay
XQV100
-
1.9
ns
XQV300
-
1.9
ns
XQV600
-
2.3
ns
XQV1000
-
2.7
ns
TIOPLI
Pad to output IQ via transparent latch, no
delay
All
-
2.0
ns
TIOPLID
Pad to output IQ via transparent latch, with
delay
XQV100
-
4.8
ns
XQV300
-
5.1
ns
XQV600
-
5.5
ns
XQV1000
-
5.9
ns
Sequential Delays
TIOCKIQ
Clock CLK to output IQ
All
-
0.8
ns
Setup and Hold Times with Respect to Clock CLK
Setup Time / Hold Time
TIOPICK / TIOICKP
Pad, no delay
All
2.0 / 0
-
ns
TIOPICKD / TIOICKPD
Pad, with delay
All
5.0 / 0
-
ns
TIOICECK / TIOCKICE
ICE input
All
1.0 / 0
-
ns
TIOSRCKI / TIOCKISR
SR input (IFF, synchronous)
All
1.3 / 0
-
ns
Set/Reset Delays
TIOSRIQ
SR input to IQ (asynchronous)
All
-
1.8
ns
TGSRQ
GSR to output IQ
All
-
12.5
ns
Notes:
1.
A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed “best-case”,
but if a “0” is listed, there is no positive hold time.
相關(guān)PDF資料
PDF描述
XR17D154CV UNIVERSAL (3.3V AND 5V) PCI BUS QUAD UART
XR17D154IV UNIVERSAL (3.3V AND 5V) PCI BUS QUAD UART
XR17D154 UNIVERSAL (3.3V AND 5V) PCI BUS QUAD UART
XRD8785 CMOS 8-Bit High Speed Analog-to-Digital Converter
XRT7250IQ100 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XQV600 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Military 4Mbit ISP Configuration Flash PROM
XQVR1000 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:QPro Virtex 2.5V Radiation Hardened FPGAs
XQVR1000-4CG560M 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:QPro Virtex 2.5V Radiation Hardened FPGAs
XQVR1000-4CG560V 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:QPro Virtex 2.5V Radiation Hardened FPGAs
XQVR300 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:QPro Virtex 2.5V Radiation Hardened FPGAs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*