- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄206198 > XQV300-4BGG352N (XILINX INC) FPGA, 1536 CLBS, 322970 GATES, PBGA352 PDF資料下載
參數(shù)資料
| 型號(hào)： | XQV300-4BGG352N |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 1536 CLBS, 322970 GATES, PBGA352 |
| 封裝： | PLASTIC, BGA-352 |
| 文件頁(yè)數(shù)： | 14/31頁(yè) |
| 文件大?。?/td> | 253K |
| 代理商： | XQV300-4BGG352N |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)
QPro Virtex 2.5V QML High-Reliability FPGAs
DS002 (v1.5) December 5, 2001
21
Preliminary Product Specification
1-800-255-7778
R
VREF, Bank 0
(VREF pins are listed incrementally.
Connect all pins listed for both the
required device and all smaller
devices listed in the same package.)
Within each bank, if input reference
voltage is not required, all VREF pins
are general I/O.
XQV100
A4, A8, B4
-
XQV300
-
A16, C19,
C21, D21
B19, D22, D24,
D26
-
XQV600
-
... + C18, C24
-
XQV1000
-
A19, D20, D26,
D29, E21, E23,
E24, E27,
VREF, Bank 1
(VREF pins are listed incrementally.
Connect all pins listed for both the
required device and all smaller
devices listed in the same package.)
Within each bank, if input reference
voltage is not required, all VREF pins
are general I/O.
XQV100
A17, B12,
B15
--
-
XQV300
-
B6, C9, C12,
D6
A13, B7, C6,
C10
-
XQV600
-
... + B15, D10
-
XQV1000
-
A6, D7, D10,
D11, D13, D16,
E7, E15
VREF, Bank 2
(VREF pins are listed incrementally.
Connect all pins listed for both the
required device and all smaller
devices listed in the same package.)
Within each bank, if input reference
voltage is not required, all VREF pins
are general I/O.
XQV100
C20, F19, J18
-
XQV300
-
D2, E2, H2,
M4
E2, G3, J2, N1
-
XQV600
-
... + H1, R3
-
XQV1000
-
B3, G5, H4, K5,
L5, N5, P4, R1
VREF, Bank 3
(VREF pins are listed incrementally.
Connect all pins listed for both the
required device and all smaller
devices listed in the same package.)
Within each bank, if input reference
voltage is not required, all VREF pins
are general I/O.
XQV100
M18, R19,
V20
--
-
XQV300
-
R4, V4, Y3,
AC2
V2, AB4, AD4,
AF3
-
XQV600
-
... + U2, AC3
-
XQV1000
-
V4, W5, AA4,
AD3, AE5, AF1,
AH4, AK2
Table 4: Virtex Plastic Ball Grid and Ceramic Column Grid Pinout Information (Continued)
Pin Name
Device
BG256
BG352
BG432
BG560/CG560
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR17D154CV | UNIVERSAL (3.3V AND 5V) PCI BUS QUAD UART |
| XR17D154IV | UNIVERSAL (3.3V AND 5V) PCI BUS QUAD UART |
| XR17D154 | UNIVERSAL (3.3V AND 5V) PCI BUS QUAD UART |
| XRD8785 | CMOS 8-Bit High Speed Analog-to-Digital Converter |
| XRT7250IQ100 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XQV600 | 制造商:XILINX 制造商全稱:XILINX 功能描述:Military 4Mbit ISP Configuration Flash PROM |
| XQVR1000 | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPro Virtex 2.5V Radiation Hardened FPGAs |
| XQVR1000-4CG560M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPro Virtex 2.5V Radiation Hardened FPGAs |
| XQVR1000-4CG560V | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPro Virtex 2.5V Radiation Hardened FPGAs |
| XQVR300 | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPro Virtex 2.5V Radiation Hardened FPGAs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。