- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385949 > TSB42AB4PGE (Texas Instruments, Inc.) IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER PDF資料下載
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁當(dāng)前第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁
625
0x090 PIDA_MASK – HSDIA PID Filter Mask
BIT
NAME
TYPE
RESET
FUNCTION
31:0
PIDA_MASK
RW
0
PID filter mask value – Bit locations set to 1 indicate bits that are used
for PID matching operations. For example, if all locations in this register
are set to 1, all 32 bits are used for PID compare. If all bits are set to 0, no
bits are used for PID compare and all PIDs are transmitted.
0x094 PIDA_ADDRFLTR0 – HSDIA PID Filter Address Mapping
BIT
NAME
TYPE
RESET
FUNCTION
31
RSVD
R0
0
Reserved – A write to this location has no effect. A read returns 0.
30:28
PID7BUF
RW
0
PID location 7 buffer map – When the PID filter is enabled and PID filter
location 7 matches the PID of the incoming data stream, the data is
routed into one of eight buffers selected by the binary encoded value
written to this location.
27
RSVD
R0
0
Reserved – A write to this location has no effect. A read returns 0.
26:24
PID6BUF
RW
0
PID location 6 buffer map – When the PID filter is enabled and PID filter
location 6 matches the PID of the incoming data stream, the data is
routed into one of eight buffers selected by the binary encoded value
written to this location.
23
RSVD
R0
0
Reserved – A write to this location has no effect. A read returns 0.
22:20
PID5BUF
RW
0
PID location 5 buffer map – When the PID filter is enabled and PID filter
location 5 matches the PID of the incoming data stream, the data is
routed into one of eight buffers selected by the binary encoded value
written to this location.
19
RSVD
R0
0
Reserved – A write to this location has no effect. A read returns 0.
18:16
PID4BUF
RW
0
PID location 4 buffer map – When the PID filter is enabled and PID filter
location 4 matches the PID of the incoming data stream, the data is
routed into one of eight buffers selected by the binary encoded value
written to this location.
15
RSVD
R0
0
Reserved – A write to this location has no effect. A read returns 0.
14:12
PID3BUF
RW
0
PID location 3 buffer map – When the PID filter is enabled and PID filter
location 3 matches the PID of the incoming data stream, the data is
routed into one of eight buffers selected by the binary encoded value
written to this location.
11
RSVD
R0
0
Reserved – A write to this location has no effect. A read returns 0.
10:8
PID2BUF
RW
0
PID location 2 buffer map – When the PID filter is enabled and PID filter
location 2 matches the PID of the incoming data stream, the data is
routed into one of eight buffers selected by the binary encoded value
written to this location.
7
RSVD
R0
0
Reserved – A write to this location has no effect. A read returns 0.
6:4
PID1BUF
RW
0
PID location 1 buffer map – When the PID filter is enabled and PID filter
location 1 matches the PID of the incoming data stream, the data is
routed into one of eight buffers selected by the binary encoded value
written to this location.
3
RSVD
R0
0
Reserved – A write to this location has no effect. A read returns 0.
2:0
PID0BUF
RW
0
PID location 0 buffer map – When the PID filter is enabled and PID filter
location 0 matches the PID of the incoming data stream, the data is
routed into one of eight buffers selected by the binary encoded value
written to this location.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB43AA82A1 | 1394 integrated PHY and link layer controller(1394集成PHY和鏈路層控制器) |
| TSB81BA3I | IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER |
| TSE-0155-32S-P1-3 | SINGLE MODE SINGLE FIBER TRANSCEIVER |
| TSL230 | PROGRAMMABLE LIGHT-TO-FREQUENCY CONVERTERS |
| TSL235(中文) | Programmable Light-To-Frequency Converter(光頻轉(zhuǎn)換器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB42AC3 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:General purpose link layer ideal for a wide-range of applications |
| TSB42AC3IPZT | 制造商:TI 制造商全稱:Texas Instruments 功能描述:General purpose link layer ideal for a wide-range of applications |
| TSB42AC3PZT | 功能描述:1394 接口集成電路 High Perf 1394-1995 Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB42AC3PZTG4 | 功能描述:1394 接口集成電路 High Perf 1394-1995 Link Layer RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB432 | 制造商:Ssac 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。