- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385949 > TSB42AA4PDT (Texas Instruments, Inc.) IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | TSB42AA4PDT |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| 中文描述： | 1394消費電子產(chǎn)品鏈路層控制器 |
| 文件頁數(shù)： | 39/183頁 |
| 文件大?。?/td> | 798K |
| 代理商： | TSB42AA4PDT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁
314
Table 36. HSDI Synchronization Modes
SYNCHRONIZATION
MODE
FIXED/VARIABLE
LENGTH
DESCRIPTION
Mode A
Fixed
HSDIx_SYNC pin is ignored on transmit and high-impedance on
receive. Used to receive or transmit data blocks that are a fixed
length. The fixed data block length must be programmed in
HSDIxCFG1.TXDBCNTREND.
Mode B
Fixed
HSDI_SYNC is active during the first byte of the data packet.
Used when receiving or transmitting data packet that are fixed
length. The fixed data packet length must be programmed in
HSDIxCFG1.TXDBCNTREND.
Mode C
Variable
HSDI_SYNC is active during the last byte of the transfer. Used to
transmit or receive variable length packets.
3.2.3.1
Mode A (default mode)
This mode is useful especially when a particular type of data with constant packet length is transmitted or
received over the
HSDI
, e.g., DVB data with a packet length of 188 bytes only. The data length (in terms
of bytes) must be written to the HSDIxCFG1 configuration register. An internal counter keeps track of the
beginning of the data packets. During transmit operation, the externally supplied
HSDIx_SYNC
signal is
ignored. During receive operation HSDIx_SYNC is in the high-impedance state.
In the transmit mode, the counter is started when the buffer is enabled. Once the counter reaches the packet
length the packet is terminated and the next valid byte becomes the start of the next packet. To halt the count
and prevent data from being latched, the user can deassert the HSDIx_EN enable. This disables the counter
and prevents the loading of any data. Once the data is valid again the user can reassert the HSDI enable.
In this mode, the
HSDIx_SYNC
signal value is ignored. In the transmit mode, sync mode A is designed for
continuous back-to-back streaming only. For all noncontinuous video streaming, use sync mode B for
correct synchronization of the data. If the application must use sync mode A, configure and enable the HSDI
before the source starts transmitting the data onto the HSDI.
In receive mode, the first occurrence of the HSDIx_AV signal is used as an indication that data is available
in the buffer. If the HSDIx_EN signal is asserted, the first word of the data is present on the data lines, and
in the same cycle the HSDIx_AV signal goes high. The counter counts until the data block ends. If there is
no additional data available, the HSDIx_AV signal goes low in the same cycle as the end of a packet. If
additional data is still available, data continues to stream out of the HSDI. The HSDIx_EN signal can be
deasserted to hold off the HSDI on any byte boundary. While the HSDIx_EN is low, the data does not change.
3.2.3.2
Mode B
Mode B is a common interface found on MPEG2 transport chips on the market today. The data interface
functions exactly as in Mode A with the addition of a synchronization signal.
In mode B, the HSDIx_SYNC signal determines the start of a new packet. The end of a packet is determined
by the internal counter. This means the application can leave enable high after the last byte of data but before
the next active HSDIx_SYNC signal
without
writing incorrect data into the FIFO.
The signal is active during the same cycle as the first byte of each data block. In transmit mode this signal
is an input to the HSDI. The length of a cell must be fixed and is programmed in a configuration register as
in mode A.
3.2.3.3
Mode C
Mode C is provided for standard asynchronous packets. These packets are usually not a fixed length. In
this mode the HSDIx_SYNC signal is used to indicate the end of a packet. The length of the packet is not
programmed in CFRs. On transmit, data is clocked in when HSDIx_EN is active. An asserted HSDIx_SYNC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB42AA4PGE | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AA9I | STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS |
| TSB42AA9IPZT | STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS |
| TSB42AB4I | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AB4PGE | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB42AA4PDTG4 | 功能描述:1394 接口集成電路 Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB42AA4PDTR | 制造商:Texas Instruments 功能描述: |
| TSB42AA4PGE | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AA4PGER | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TSB42AA9 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS |
發(fā)布緊急采購，3分鐘左右您將得到回復。