參數(shù)資料
型號: TSB42AA4PDT
廠商: Texas Instruments, Inc.
英文描述: IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
中文描述: 1394消費(fèi)電子產(chǎn)品鏈路層控制器
文件頁數(shù): 158/183頁
文件大?。?/td> 798K
代理商: TSB42AA4PDT
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁當(dāng)前第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁
661
0x248 TXDPINT – Transmit Data Path Interrupts (Continued)
BIT
NAME
TYPE
RESET
FUNCTION
5
ERRDBC6
RCU
0
Buffer 6 DBC error When this bit is set to 1 by hardware, the TXDP has
detected a data block continuity error in an MPEG/DV packet.
4
ERRDBC7
RCU
0
Buffer 7 DBC error When this bit is set to 1 by hardware, the TXDP has
detected a data block continuity error in an MPEG/DV packet.
3
ERRTH0_4
RCU
0
Buffer 4 transmit header error When this bit is set to 1 by hardware, the
TXDP has detected an error in the transmit packet header.
2
ERRTH0_5
RCU
0
Buffer 5 transmit header error When this bit is set to 1 by hardware, the
TXDP has detected an error in the transmit packet header.
1
ERRTH0_6
RCU
0
Buffer 6 transmit header error When this bit is set to 1 by hardware, the
TXDP has detected an error in the transmit packet header.
0
ERRTH0_7
RCU
0
Buffer 7 transmit header error When this bit is set to 1 by hardware, the
TXDP has detected an error in the transmit packet header.
0x24C TXDPINTEN – Transmit Data Path Interrupt Enable
BIT
NAME
TYPE
RESET
FUNCTION
31:28
RSVD
R0
0
Reserved – A write to this location has no effect. A read returns 0s.
27
ERRASYTX
RW
0
Asynchronous transmit error interrupt enable When this bit is set to 1, the
SYSINT.TXDPINT1 bit is set to 1 when the corresponding bit in the
TXDPINT register is set by hardware. When set to 0, the corresponding
bit in the TXDPINT register has no effect on the SYSINT.TXDPINT1 bit.
26
ACKLOST
RW
0
Acknowledge lost interrupt enable – When this bit is set to 1, the
SYSINT.TXDPINT1 bit is set to 1 when the corresponding bit in the
TXDPINT register is set by hardware. When set to 0, the corresponding bit
in the TXDPINT register has no effect on the SYSINT.TXDPINT1 bit.
25
ACKRCVD
RW
0
ACKRCVD interrupt enable – When this bit is set to 1, the
SYSINT.TXDPINT1 bit is set to 1 when the corresponding bit in the
TXDPINT register is set by hardware. When set to 0, the corresponding bit
in the TXDPINT register has no effect on the SYSINT.TXDPINT1 bit.
24
ERRISOTX
RW
0
ERRISOTX interrupt enable When this bit is set to 1, the
SYSINT.TXDPINT1 bit is set to 1 when the corresponding bit in the
TXDPINT register is set by hardware. When set to 0, the corresponding bit
in the TXDPINT register has no effect on the SYSINT.TXDPINT1 bit.
23
ERRBFLSH0
RW
0
ERRBFLSH0 interrupt enable – When this bit is set to 1, the
SYSINT.TXDPINT1 bit is set to 1 when the corresponding bit in the
TXDPINT register is set by hardware. When set to 0, the corresponding bit
in the TXDPINT register has no effect on the SYSINT.TXDPINT1 bit.
22
ERRBFLSH1
RW
0
ERRBFLSH1 interrupt enable – When this bit is set to 1, the
SYSINT.TXDPINT1 bit is set to 1 when the corresponding bit in the
TXDPINT register is set by hardware. When set to 0, the corresponding bit
in the TXDPINT register has no effect on the SYSINT.TXDPINT1 bit.
21
ERRBFLSH2
RW
0
ERRBFLSH2 interrupt enable – When this bit is set to 1, the
SYSINT.TXDPINT1 bit is set to 1 when the corresponding bit in the
TXDPINT register is set by hardware. When set to 0, the corresponding bit
in the TXDPINT register has no effect on the SYSINT.TXDPINT1 bit.
20
ERRBFLSH3
RW
0
ERRBFLSH3 interrupt enable – When this bit is set to 1, the
SYSINT.TXDPINT1 bit is set to 1 when the corresponding bit in the
TXDPINT register is set by hardware. When set to 0, the corresponding bit
in the TXDPINT register has no effect on the SYSINT.TXDPINT1 bit.
相關(guān)PDF資料
PDF描述
TSB42AA4PGE IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
TSB42AA9I STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS
TSB42AA9IPZT STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS
TSB42AB4I IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
TSB42AB4PGE IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB42AA4PDTG4 功能描述:1394 接口集成電路 Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB42AA4PDTR 制造商:Texas Instruments 功能描述:
TSB42AA4PGE 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
TSB42AA4PGER 制造商:Rochester Electronics LLC 功能描述:- Bulk
TSB42AA9 制造商:TI 制造商全稱:Texas Instruments 功能描述:STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS