![](http://datasheet.mmic.net.cn/390000/TSB42AA4I_datasheet_16839080/TSB42AA4I_168.png)
671
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
0
1
RXDP CFR Name
(Hex Reset Value)
RXDP(N)CFG3
(0000_0000h)
(0000_0000h)
(0000_0000h)
(0000_0000h)
(0000_0000h)
(0000_0000h)
(0000_0000h)
RXDP(N)CFG4
Address
35Ch
370h
384h
398h
3ACh
3C0h
3D4h
3E8h
3F0-3FFh
RSVD
(0000_0000h)
360h
374h
388h
39Ch
3B0h
3C4h
3D8h
3ECh
(0000_0000h)
(0000_0000h)
(0000_0000h)
(0000_0000h)
(0000_0000h)
(0000_0000h)
(0000_0000h)
(0000_0000h)
LOWER 16 BIT HEADER0 MASK
LOWER 16 BIT HEADER0 FILTER
DATALENGTH_MASK
DATALENGTH_FILTER
6.8.1
RXDP Bit Descriptions
0x340 RXDPCTL Receive Data Path Control
BIT
NAME
TYPE
RESET
FUNCTION
31
SOFTRSTB
RWU
0
Receive data path B soft reset – When this bit is set to 1, the receive
data path state machine and stream B, affecting the hardware, are
synchronously reset. This bit is self-clearing.
30
SOFTRSTA
RWU
0
Receive data path A soft reset – When this bit is set to 1, the receive
data path state machine and stream A, affecting the hardware, are
synchronously reset. This bit is self-clearing.
29:22
RSVD
R0
0
Reserved – A write to this location has no effect. A read returns 0s.
21
DVABTTOUT
RW
1
Digital video abort on timeout If this bit is set to 1, the receiver
ignores incoming data after timeout until the next frame starts.
20
DVABTSEQER
RW
1
Digital video abort on sequence error When this bit is set to 1, if a
discontinuous DV sequence occurs, all DV packets is ignored until
the next start of frame.
19
DVSPLITB
RW
0
Digital video split stream B When this bit is set to 1, it enables
receiving the DV headers for DV stream B into a separate buffer.
18
DVSPLITA
RW
0
Digital video split stream A When this bit is set to 1, it enables
receiving the DV headers for DV stream A into a separate buffer.
17
DVH0ONLYB
RW
0
Digital video HO header only stream B When this bit is set to 1, it
enables the receiving DV headers only mode for stream B.
16
DVH0ONLYA
RW
0
Digital video HO header only stream A When this bit is set to 1, it
enables the receiving DV headers only mode for stream A.
15:13
RSPBUFADDR
RW
000
When REMOTEEN is set to 1, all response packets generated after
a quadlet write/read request are written to the buffer specified in this
bit field. In order to transmit the response packet, this buffer needs to
be configured for asynchronous transmit.
12
ABTDBCER
RW
1
Abort on DBC error – An entire MPEG cell or DV frame has been
aborted due to a DBC counter error.
11
DBCRST_B
R0W
0
Data block counter B reset Writing a 1 to this location causes data
block counter B to be synchronously reset.
This bit is self-clearing.
10
DBCRST_A
R0W
0
Data block counter A reset Writing a 1 to this location causes data
block counter A to be synchronously reset. This bit is self-clearing.