- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385949 > TSB42AA4PDT (Texas Instruments, Inc.) IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | TSB42AA4PDT |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| 中文描述： | 1394消費(fèi)電子產(chǎn)品鏈路層控制器 |
| 文件頁(yè)數(shù)： | 112/183頁(yè) |
| 文件大小： | 798K |
| 代理商： | TSB42AA4PDT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)當(dāng)前第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)
615
0x040 LCTRL – Link Control (Continued)
BIT
NAME
TYPE
RESET
FUNCTION
24
ACCELEN
RW
0
Acceleration enable – When this bit is set, fly-by acceleration and
accelerated arbitration are enabled. This bit cannot be set while
TXEN and RXEN are set. This bit may only be set to 1 when an
IEEE-1394.a capable PHY is used.
23
CONCATEN
RW
0
Concatenation enable – When set to 1, the link may concatenate
multiple isochronous or asynchronous packets. This bit may only
be set to 1 when an IEEE-1394.a capable PHY is used.
22
EN_IDLE_INSRT
RW
1
Enable idle cycle insertion – When this bit is set, the link layer
inserts one idle state(00) on the PHY/link interface CTL lines
between the PHY transmit state(10) and the link transmit state(11)
as indicated in the IEEE-1394.a standard. When this bit is not set,
the interface conforms to the signaling specified in the
IEEE-1394-1995 specification and an idle state is not inserted.
21
RESETTX
RW
0
Reset transmitter – Writing a 1 to this bit resets all state machines in
the link layer that are involved in transmitting a packet. This bit is
self-clearing.
20
RESETRX
RW
0
Reset receiver – Writing a 1 to this bit resets all state machines in
the link layer that are involved in receiving a packet. This bit is
self-clearing.
19
CONTENDEROUT
RW
1
Contender output – The value written to this register is driven on the
PLI_CNTDR terminal when the pin is configured as an output in
SYSCFR.PINCFG register.
18:16
RSVD
R0
0
Reserved – A write to this location has no effect. A read returns 0s.
15
BUSNRST
RW
0
BUS number reset enable – When this enable bit is set, the bus
number field is reset to 0x3FF when a local bus reset is detected.
14
ENLONGHLD
RW
0
Enable long hold – Writing a 1 to this location causes the
IEEE-1394 acknowledge to be delayed to for the maximum
allowable time before being sent.
13:12
RSVD
R0
0
Reserved – A write to this location has no effect. A read returns 0s.
11
CYCMASTER
RWU
0
Cycle master – When this bit is set and the device is attached to
the root PHY, the cycle master function is enabled. When the
cycle_count field of the cycle timer register increments, the
transmitter sends a cycle-start packet. This bit is automatically
cleared by hardware when a cycle-too-long event is detected
according to the IEEE-1394.a specification. The value in this
register cannot be overwritten if CMAUTO is set to 1.
10
CYCTOOLONGDIS
RW
0
Cycle too long disable – When this bit is set, the CYCMASTER bit is
not cleared in response to a cycle too long event as defined in the
IEEE-1394.a specification.
9
CYCTIMEREN
RW
0
Cycle timer enable – The cycle timer is enabled to count when this
bit is set to 1. The cycle timer is disabled when the bit is set to 0.
8
CLSIDER
R0W
0
Clear self-ID error – When CLSIDER is set, the self-ID error code
bits are reset to the no error condition.
7
RSVD
R0
0
Reserved – A write to this location has no effect. A read returns 0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB42AA4PGE | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AA9I | STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS |
| TSB42AA9IPZT | STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS |
| TSB42AB4I | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AB4PGE | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB42AA4PDTG4 | 功能描述:1394 接口集成電路 Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB42AA4PDTR | 制造商:Texas Instruments 功能描述: |
| TSB42AA4PGE | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AA4PGER | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TSB42AA9 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。