![](http://datasheet.mmic.net.cn/390000/TSB42AA4I_datasheet_16839080/TSB42AA4I_124.png)
627
0x0A0 PIDA_CSR – PID A Filter Configuration and Status
BIT
NAME
TYPE
RESET
FUNCTION
31:16
RSVD
R0
0
Reserved – A write to this location has no effect. A read returns
0s.
15:12
RDPTR
RU
0
PID filter read pointer – The value displayed in this register
indicates the register currently accessible for read access via the
microcontroller interface. When the PID filter is not enabled, a
read access to the PIDA_FLTRACC register causes the read
pointer to increment by 1. Enabling the PID filter resets the
RDPTR to 0. The read pointer is not affected by reads while the
PID filter is enabled.
11:8
WRPTR
RU
0
PID filter write pointer – The value displayed in this register
indicates the PID filter location that is accessed by the next
microcontroller write. When the PID filter is not enabled, a write to
The PIDA_FLTRACC register causes the write pointer to
increment by 1.
7
RSVD
R0
0
Reserved – A write to this location has no effect. A read returns 0.
6:4
WRBUF
RU
0
PIDA write buffer Transport streams that are selected by the
PID filter are routed to one of the eight data buffers as mapped in
this register.
3:2
RSVD
R0
0
Reserved – A write to this location has no effect. A read returns
0s.
1
PIDFLTR_RST
R0
0
PID filter reset – When this bit is set to 1, all of the PID filter
comparison values are set to 0. The read and write pointers are
also set to 0.
0
PIDFLTR_EN
RW
0
PID filter enable – Writing a 1 to this location enables the PID filter
feature. When enabled, only transport streams with PID fields
that match the values programmed into the PID filter are written to
the transmit buffer. When disabled, the PID filter has no effect on
transport streams.
0x0A4 INSBUFA_ACC – Packet Insertion Buffer A Access
BIT
NAME
TYPE
RESET
FUNCTION
31:0
INSBUFA_ACC
RW
X
Insertion buffer A access – This register provides the access port
to the insertion packet storage RAM. When packet insertion is not
enabled, the microcontroller can write the insertion packet into
the insertion RAM by accessing this register. Writes to this
register result in an update to the memory location indicated by
INSBUFA_CSR0.WRPTR. Writes to this location, prior to
enabling the packet insertion feature, cause the write pointer to
increment by 1. When the insertion feature is enabled, access to
this register has no effect. The RAM is not initialized at reset.