- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385949 > TSB42AA4PDT (Texas Instruments, Inc.) IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | TSB42AA4PDT |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| 中文描述： | 1394消費(fèi)電子產(chǎn)品鏈路層控制器 |
| 文件頁數(shù)： | 36/183頁 |
| 文件大?。?/td> | 798K |
| 代理商： | TSB42AA4PDT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁
311
Table 34. Multistrobe Mode Read Critical Timing Numbers
VALUE
MIN
MAX
UNIT
S0 Setup time for address valid to MCIF_CS low
0
S1 Setup time for MCIF_CS low to MCIF_RW(OE) asserted
0
S2 Setup time for MCIF_RW(OE) asserted to beginning of data
0
D0 Delay time from MCIF_RW(OE) asserted to read data operation complete MCIF_ACK
114
nS
H0 Hold time between two MCIF_RW(OE) cycles
9
nS
H1 Hold time between MCIF_RW(OE) high and MCIF_CS high
0
3.2
High-Speed Data Interface (HSDI)
The high-speed data interface is designed to support high-bandwidth applications, where the access
latency of the microcontroller interface is insufficient for the bandwidth of the streaming data. Examples
include MPEG2 or DV streams where the upper limit of the incoming or outgoing data can be up to 60 Mbps.
The HSDI can support throughputs of up to 27 MBps in byte-wide mode, and up to 66 MHz in serial mode.
All supported data types can be transmitted and/or received at this interface, including asynchronous
streams, asynchronous, DVB, DirecTV, and DV type data.
The high-speed data interface consists of two bidirectional, 8-bit data busses; HSDI ports A and B. Each
bus has a corresponding 3-bit address bus used to select the internal FIFO that is to be written or read. The
address bus is used only in multistream mode. HSDIA_A[2:0] determine the FIFO accessed by HSDI port
A, and HSDIB_A[2:0] determine the FIFO accessed by HSDI port B. Each port has its own read and write
control signals. Figure 313 shows the interface signals for each port. In general, the HSDI is a fully
bidirectional interface.
The HSDI has two stream modes: single stream and multistream. In single stream mode, each HSDI port
can only be connected to a maximum of one transmit buffer and one receive buffer. The HSDI accesses the
buffers based on the HSDIx_RW signal.
In multistream mode, each HSDI port can be connected to multiple transmit or receive buffers. The HSDI
determines which buffer to access by decoding the HSDIx_A[2:0] signals. The HSDIx_RW must be used
to determine the interface direction.
The HSDI supports three synchronization modes: Mode A, Mode B and Mode C. The sync mode defines
how the HSDIx_SYNC signal is used to determine packet boundaries on transmit and receive. The
HSDIx_SYNC signal is input on transmit and output on receive.
The HSDIx_EN signal is an input used on transmit to indicate valid data. Data is not written to transmit buffers
unless the HSDIx_EN signal is active. HSDIx_EN is also an input on receive to indicate the application is
ready to receive the data. No data is received by the application until the HSDIx_EN signal is active.
The HSDIx_AV signal is an output used to indicate when data is available for reading. This signal is active
once one cell of data is available in the receive buffer. For data types that use time-stamp based release,
the HSDIx_AV signal is activated only after the timestamp matches the cycle timer. The signal is not used
in transmit mode.
The HSDIx_RW signal is used to indicate the direction of the HSDIx. In multistream mode, the HSDIx_RW
is used with the HSDIx_A[2:0] signals to determine the buffer and the direction of the access. In single
stream mode, the HSDIx_RW signal is used to select the fixed transmit or receive buffer.
All HSDI control signals are programmable in their active level (
active high
or
active low
). The default is
active high
. The endianness of the byte stacking operation is programmable to either big (default) or little
endian independently for transmit and receive mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB42AA4PGE | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AA9I | STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS |
| TSB42AA9IPZT | STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS |
| TSB42AB4I | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AB4PGE | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB42AA4PDTG4 | 功能描述:1394 接口集成電路 Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB42AA4PDTR | 制造商:Texas Instruments 功能描述: |
| TSB42AA4PGE | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AA4PGER | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TSB42AA9 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。