- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365894 > TP3410J304 IC-ISDN TRANSCEIVER PDF資料下載
參數(shù)資料
| 型號： | TP3410J304 |
| 英文描述： | IC-ISDN TRANSCEIVER |
| 中文描述： | 集成電路- ISDN的收發(fā)器 |
| 文件頁數(shù)： | 23/32頁 |
| 文件大小： | 332K |
| 代理商： | TP3410J304 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Functional Description
(Continued)
one of the defined coded commands is received, e.g., Send
Corrupted CRC, then the appropriate Command Register in-
struction must be written to the device to select that function.
10.3 RXM4: Receive M4 Overhead Bits Register
This register is significant only when the Spare Bit process-
ing is enabled (see register OPR).
Byte 2
7
6
5
4
3
2
1
0
M41
M42
M43
M44
M45
M46
M47
M48
The RXM4 Register consists of 8 bits, which correspond to
the M4 overhead bit position in each of the 8 Basic Frames
of a superframe. When the line is fully superframe synchro-
nized, the device extracts from the M channel these 8 bits
every superframe. At the end of each superframe, the regis-
ter content is sent to the Interrupt stack, in accordance with
the validation mode selected in Register OPR. M41, and
M42 in NT mode, are only provided via this register while the
line is fully activated (after AI). During the activation and de-
activation sequences the “act” and “dea” bits are processed
automatically, see the Activation Control section.
10.4 RXM56: Receive M5/M6 Spare Bits Status Register
This register is significant only when the Spare Bit process-
ing is enabled (see register OPR).
Byte 2
7
6
5
4
3
2
1
0
0
ES2
ES1
M51
M61
M52
RFB
NEB
Data in this register consists of 7 bits: M51, M52, M61 and
RFB (RFB = receive febe, the far-end block-error indicator
from the M62 bit position), all of which correspond to the
overhead bits received once per superframe, plus NEB,
which is an internally generated bit indicating a near-end
block-error. Bits ES1 and ES2 are available in GCI mode
only. When the line is fully superframe synchronized, the de-
vice loads the register with the received bits M51, M52, M61
and febe every superframe; in GCI mode the ES1 and ES2
input pins are also sampled. The 12-bit crc received from the
far-end is also compared at the end of the superframe with
the crc previously calculated by the device. If an error is de-
tected, the febe bit in the transmit direction is automatically
forced low in the next superframe and the NEB bit in this reg-
ister is set low also. The register content is sent to the Inter-
rupt stack at the end of each superframe.
10.5 Block Error Counter: BEC1
Byte 2
7
6
5
4
3
2
1
0
ec7
ec6
ec5
ec4
ec3
ec2
ec1
ec0
At Power-On Reset this counter is preset=X'FF.
BEC1
This 8-bit counter is decremented by 1, starting from the
value in the ECT1 register, if either febe=0 or nebe=0 in the
same superframe. When the counter reaches X’00 (and if
the Interrupt is enabled by means of the EIE bit in Register
OPR), an interrupt is queued in the interrupt stack. The
counter may also be read at any time; the count will be the
ECT1 value minus the number of errors since the last read of
this register. Reading the counter, or when the counter dec-
rements to X'00, causes the count to be reset to the ECT1
value.
11.0 ACTIVATION/DEACTIVATION
A common coding table is used for the commands in the Ac-
tivation Control Register and the status indicators in the Ac-
tivation Indication Register. They control the Power-Up/
Down, Activation and Deactivation states of the device.
When the device is in GCI Mode, the 4 significant bits in
these registers (3–0) continuously report their current con-
tents in the C/I channel. In Microwire Mode the registers are
addressed with a normal 16-bit cycle as shown in Table 3
11.1 Activation Control Register
Byte 2
7
6
5
4
3
2
1
0
0
0
0
0
C4
C3
C2
C1
At Power-On Reset, and each time the device is Deactivated
(or an Activation attempt fails), this register is initialized to
X'0F.
Activation commands and status indicators are coded as fol-
lows:
CODE
LT MODE
NT MODE
C4
C3
C2
C1
IND
COM
IND
COM
0
0
0
0
TIM
*
PUP/DR
DP/LSD
PUP
0
0
0
1
X
RES
X
RES
0
1
0
0
EI
FA0
EI
SEI
0
1
0
1
X
PDN
X
PDN
0
1
1
0
SYNC
X
X
X
1
0
0
0
AP
AR
AP
AR
1
1
0
0
AI
AC
AI
AC
1
1
1
1
DI
DC
*
DI
DC
*
Note 13:
X indicates reserved codes which should not be used.
11.2 Activation Commands
PUP
This command powers up the device and starts
the oscillator.
PUP/DR When the TP3410 is in the power-down state, this
command powers up the device and starts the os-
cillator. In LT mode only, when the device is acti-
vated, this code is a Deactivation Request, which
forces the device through the specified deactiva-
tion sequence by setting “dea”=0 in 4 consecutive
superframes before ceasing transmission.
PDN
This power-down command immediately forces
the device to a low power state, without sequenc-
ing through any of the de-activation states. It
should normally only be used after the TP3410
has been put in a known state, e.g., after a DI sta-
tus indication has been reported.
AR
Activation Request, which is used after first pow-
ering up the device to initiate the specified Activa-
tion sequence.
AC
Activation Complete, which may be used to set
“act”=1 in each direction at the completion of acti-
vation. In LT mode this is only necessary if Break-
point 2 is enabled (in Register CR2); in NT mode
this is normally required when synchronization on
the S/T Interface is confirmed by detection of
INFO3.
RES
RES is the reset command which resets the acti-
vation sequencer to the Receive Reset state and
resets the DSP coefficients in preparation for a
cold-start. This command should be used only in
the event of a failed activation attempt (expiry of
23
www.national.com
PrintDate=1997/07/09 PrintTime=13:38:40 1109 ds009151 Rev. No. 1
Proof
23
相關PDF資料 |
PDF描述 |
|---|---|
| TP3420J | ISDN Line Interface |
| TP3420N | ISDN Line Interface |
| TP3421J | ISDN Line Interface |
| TP3421N | ISDN Line Interface |
| TP3451J | Protocol Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TP3410J-304 | 制造商:Texas Instruments 功能描述:ISDN LINE INTERFACE, BASIC, 28 Pin, Ceramic, DIP |
| TP3410J304/NOPB | 功能描述:IC TRANSCEIVER MONOLITHIC 28CDIP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
| TP3410J304-X | 功能描述:IC TXRX ISDN BASIC ACC 28-CERDIP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
| TP3410N304 | 制造商:OC White Company 功能描述:ISDN U HDLC Interface 1-Line 160Kbps 5V 28-Pin CDIP |
| TP3420A | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:ISDN S/T Interface Device |
發(fā)布緊急采購，3分鐘左右您將得到回復。