
Preliminary Data Sheet, Rev. 1
October2000
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
71
Lucent Technologies Inc.
Microprocessor Interface and Super Mapper Global Control and Status Registers
Introduction
The super mapper microprocessor interface consists of a 20-bit address and a 16-bit data bus. In addition, this
block contains global control and status registers. These registers include the summary of interrupt status of major
functional blocks and the control to enable or power them down.
Features
I
20-bit address/16-bit data bus microprocessor interface.
I
Synchronous (16 MHz to 66 MHz)/asynchronous microprocessor interface modes.
I
Microprocessor data bus parity monitoring.
I
Summary of interrupts from major functional blocks/maskable.
I
Separate device interrupt outputs for automatic protection switch and the super mapper global interrupt.
I
Global configuration of network performance monitoring counters operation.
I
Global software resets.
I
Global enabling and powering down of major functional blocks.
I
Miscellaneous global configuration and control.
Microprocessor Interface
This device is equipped with a generic 20-bit address/16-bit data microprocessor interface that allows operation
with most commercially available microprocessors. Device input pin MPMODE (pin AD17) is used to configure this
interface into one of two possible modes (synchronous or asynchronous). In synchronous mode (MPMODE = 1),
the microprocessor interface can operate at speeds from 16 MHz up to 66 MHz. In asynchronous mode
(MPMODE = 0), a 16 MHz to 66 MHz clock is required on the MPCLK (pin AE17) pin for proper operation.
Two parity detectors are provided for the microprocessor data bus, one for the higher order byte and one for the
lower order byte. The parity sense is programmed as even or odd with register bit, SMPR_PARITY_EVEN_ODD
(Table 15). The composite status of both parity detectors is indicated in register bit, SMPR_PARITY_IS (Table 11).
The interrupt from this status indicator may be masked with register bit, SMPR_PARITY_IM (Table 12). A bad par-
ity event does not inhibit a data transfer. The microprocessor interface is fully functional without parity supplied by
the host processor.
The interrupt status from each of the major blocks, the automatic protection switch, and the microprocessor data
bus parity are summarized in Table 11. Each interrupt is maskable with the complementary bit set in the interrupt
mask register Table 12.