
Preliminary Data Sheet, Rev. 1
October 2000
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
151
Lucent Technologies Inc.
TMUX Functional Description
(continued)
TMUX Register Descriptions
(continued)
Table 58. TMUX_RAISINH_CTL, Receive Low-Speed Control Parameters (R/W)
Address
Bit
Name
Function
Reset
Default
0
0x4001C
15
TMUX_R_M1_BIT7
Receive M1 MSB Mode.
Control bit, when set to a logic
1, causes the most significant bit in the M1 byte to be
ignored for line REI accumulation; otherwise, the MSB is
included.
Receive B3 Signal Degrade AIS Inhibit.
Control bit,
when set to a logic 1, inhibit the associated alarm from
causing the assertion of the AUTO_AIS output; other-
wise, the associated failure causes assertion of the cor-
responding AUTO_AIS output signal.
Receive B3 Signal Fail AIS Inhibit.
Control bit, when
set to a logic 1, inhibit the associated alarm from causing
the assertion of the AUTO_AIS output; otherwise, the
associated failure causes assertion of the corresponding
AUTO_AIS output signal.
14
TMUX_RSDB3_AISINH
0
13
TMUX_RSFB3_AISINH
0
12:10 TMUX_RTIMP_AISINH[3:1]
Receive Path Trace Identifier Mismatch AIS Inhibit
Bits.
Control bits, when set to a logic 1, inhibit the asso-
ciated alarm from causing the assertion of the
AUTO_AIS output; otherwise, the associated failure
causes assertion of the corresponding AUTO_AIS output
signal.
9
TMUX_RUNEQP_AISINH
Receive Line AIS Monitor AIS Inhibit.
Control bit,
when set to a logic 1, inhibit the associated alarm from
causing the assertion of the AUTO_AIS output; other-
wise, the associated failure causes assertion of the cor-
responding AUTO_AIS output signal.
8
TMUX_RPLMP_AISINH
Receive Line AIS Monitor AIS Inhibit.
Control bit,
when set to a logic 1, inhibit the associated alarm from
causing the assertion of the AUTO_AIS output; other-
wise, the associated failure causes assertion of the cor-
responding AUTO_AIS output signal.
7
TMUX_RHSSD_AISINH
Receive Line AIS Monitor AIS Inhibit.
Control bits,
when set to a logic 1, inhibits the associated alarm from
causing AIS generation; otherwise, the associated failure
causes AIS generation on all STS-1/AU-3 outputs as
well as the assertion of AUTO_AIS outputs.
6
TMUX_RHSSF_AISINH
Receive High-Speed Signal Fail AIS Inhibit.
Control
bits, when set to a logic 1, inhibits the associated alarm
from causing AIS generation; otherwise, the associated
failure causes AIS generation on all STS-1/AU-3 outputs
as well as the assertion of AUTO_AIS outputs.
5
TMUX_RPAISLOP_AISINH
Receive Path AIS or LOP AIS Inhibit.
Control bits,
when set to a logic 1, inhibits the associated alarm from
causing AIS generation; otherwise, the associated failure
causes AIS generation on all STS-1/AU-3 outputs as
well as the assertion of AUTO_AIS outputs.
0
0
0
0
0
0