
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Preliminary Data Sheet, Rev. 1
October 2000
100
Lucent Technologies Inc.
TMUX Functional Description
(continued)
Receive Direction (Receive Path from Sonet/SDH)
(continued)
K2 Monitor, AIS-L and RDI-L Detect
The three least significant bits of K2 are independently monitored and the current value is stored in
TMUX_K2MON[2:0] (Table 64). The register will be updated after the programmed number of consecutive identical
K2[2:0] bits. This number is programmed by the value in TMUX_CNTDK2[3:0] (Table 60). Whenever the contents
of TMUX_K2MON[2:0] changes, a delta bit, TMUX_RK2MOND will be set (Table 44) and the interrupt can be
masked using TMUX_RK2MONM (Table 48).
The TMUX monitors for line AIS
(AIS-L/MS-AIS) in the K2[2:0] bits (K2[2:0] = 111). When line AIS is detected,
TMUX_RLAISMON (Table 53) will be set to 1 after a number of consecutive occurrences of line AIS as determined
by the value programmed in TMUX_CNTDK2[3:0]. Once set, AIS-L will be cleared after a number of consecutive
frames of no line AIS as determined by this same value in TMUX_CNTDK2[3:0]. Any change to
TMUX_RLAISMON will be reported in TMUX_RLAISMOND (Table 44) and the interrupt can be masked using
TMUX_RLAISMONM (Table 48).
The TMUX monitors for a remote defect indication (RDI-L/MS-RDI) condition in the K2[2:0] bits (K2[2:0] = 110). A
line RDI condition will be detected and TMUX_RLRDIMON (Table 53) will be set to 1 after a number of consecutive
occurrences of RDI as determined by the value in TMUX_CNTDK2[3:0]. Once set, RDI-L will be cleared after a
number of consecutive frames of no RDI as determined by this same value programmed in TMUX_CNTDK2[3:0].
Any change to TMUX_RLRDIMON, will be reported in TMUX_RLRDIMOND (Table 44) and the interrupt can be
masked using TMUX_RLRDIMONM (Table 48). This continuous N times detection counter will be reset to 0 upon
the transition of the framer into the out-of-frame state.
M1 REI-L Detect
One byte (M1) is allocated for use as a line remote error indication function (REI-L). For STS-3/STM-1 signals, all
eight bits of the M1 byte are allocated for REI-L information. The REI-L value reflects the error count detected by
the line terminating equipment (LTE) (using the line BIP-8 code) back to its peer LTE. For STS-3/STM-1 signals,
the value of the error count can be up to 24. A value of 25 and above will be interpreted as no errors. If
TMUX_R_M1_BIT7 (Table 58) is 1, then the most significant bit of the byte is ignored.
The TMUX allows access to the accumulated M1-REI errored bit count from the M1 byte via TMUX_M1ECNT[17:0]
(Table 89). The counter will count in bit or block mode, depending upon the value of TMUX_BITBLKM1 (Table 56).
At the selected performance monitor (PM) interval, the value of the internal running raw counter is placed into a
holding register, TMUX_M1ECNT[17:0], and then cleared. Depending on the value of SMPR_SAT_ROLLOVER
(Table 15) in the microprocessor interface, the internal counter will either roll over or saturate at its maximum value
until cleared.