
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Preliminary Data Sheet, Rev. 1
October 2000
122
Lucent Technologies Inc.
TMUX Functional Description
(continued)
Transmit Direction (Transmit path to SONET/SDH line)
(continued)
H4 Insert Control
A 4-byte sequence (0, 1, 2, and 3) will be inserted into the outgoing H4 bytes. Note that the assertion of pin TLSV1
(pin AB3) occurs after the J1 byte(s) during the frame where the H4 count equals one.
F3 Byte Insert
When TMUX_THSF3INS
= 1 (Table 70), the value in TMUX_TF3INS[1—3][7:0] (Table 76) is inserted into the out-
going
signal. Otherwise, the associated POAC value is inserted when TMUX_TPOAC_F3
= 1 (Table 80). If both
TMUX_THSF3INS and TMUX_TPOAC_F3 = 0, then the value inserted depends on the value of microprocessor
interface block SMPR_OH_DEFLT (Table 15) bit. If SMPR_OH_DEFLT
= 0, then all 0s are inserted. If
SMPR_OH_DEFLT = 1, then all 1s are inserted.
K3 Byte Insert
When TMUX_THSK3INS = 1 (Table 70), the value in TMUX_TK3INS[1—3][7:0] (Table 76)
is inserted into the out-
going
signal. Otherwise, the associated POAC value is inserted when TMUX_TPOAC_K3 = 1 (Table 80). If both
TMUX_THSK3INS and TMUX_TPOAC_K3 = 0, then the value inserted depends on the value of microprocessor
interface block SMPR_OH_DEFLT (Table 15) bit. If SMPR_OH_DEFLT
= 0, then all 0s are inserted. If
SMPR_OH_DEFLT = 1, then all 1s are inserted.
N1 Byte Insert
When TMUX_THSN1INS = 1 (Table 70), the value in TMUX_TN1INS[1—3][7:0] (Table 76) is inserted into the out-
going signal. Otherwise, the associated POAC value is inserted when TMUX_TPOAC_N1 = 1 (Table 80). If both
TMUX_THSN1INS and TMUX_TPOAC_N1 = 0, then the value inserted depends on the value of microprocessor
interface block SMPR_OH_DEFLT (Table 15) bit. If SMPR_OH_DEFLT
= 0, then all 0s are inserted. If
SMPR_OH_DEFLT = 1, then all 1s are inserted.
MSP 1+1 Payload Switch
For the working transmit high-speed data output (THSDP/N, pins AF9/AE9) it is possible to select the normal trans-
mit path low-speed data by setting TMUX_TPSMUXSEL2 = 0 (Table 68) or the receive-side protection input data
by setting TMUX_TPSMUXSEL2 = 1. Note that if the receive-side protection input is selected, then the local clock
and frame sync are generated based on the receive-side protection inputs as well.
To create the transmit high-speed protection outputs (TPSD155P/N and TPSC155P/N; pins AF13/AE13 and AC12/
AD13), it is possible to select the normal transmit path low-speed input data with TMUX_TPSMUXSEL3 = 0
(Table 68) or the receive-side working inputs with TMUX_TPSMUXSEL3 = 1. Note that clocks and timing signals
are selected by TMUX_TPSMUXSEL3 as well as the parallel data.