- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365566 > SiI3124ACBHU (Silicon Image, Inc.) PCI-X to Serial ATA Controller PDF資料下載
參數(shù)資料
| 型號： | SiI3124ACBHU |
| 廠商： | Silicon Image, Inc. |
| 英文描述： | PCI-X to Serial ATA Controller |
| 中文描述： | PCI - X到串行ATA控制器 |
| 文件頁數(shù)： | 56/88頁 |
| 文件大?。?/td> | 621K |
| 代理商： | SII3124ACBHU |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當前第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
PCI-X to Serial ATA Controller
Data Sheet
7.1.10 Capabilities Pointer
Address Offset: 34
H
Access Type: Read
Reset Value: 0x0000_0064
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0160-C
56
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Reserved
Capabilities Pointer
This register defines the link to a list of new capabilities associated with the PCI bus. The register bits are defined below.
Bit [31:08]
: Reserved (R). This bit field is reserved and returns zeros on a read.
Bit [07:00]
: Capabilities Pointer (R) – Capabilities Pointer. This bit field contains 64
H
, the address for the 1
st
Capabilities register set, the PCI Power Management Capability.
7.1.11 Max Latency – Min Grant – Interrupt Pin – Interrupt Line
Address Offset: 3C
H
Access Type: Read/Write
Reset Value: 0x0000_0100
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Max Latency
Min Grant
Interrupt Pin
Interrupt Line
This register defines various control functions associated with the PCI bus. The register bits are defined below.
Bit [31:24]
: Max Latency (R) – Maximum Latency. This bit field is hardwired to 00
H
.
Bit [23:16]
: Min Grant (R) – Minimum Grant. This bit field is hardwired to 00
H
.
Bit [15:08]
: Interrupt Pin (R) – Interrupt Pin Used. This bit field is hardwired to 01
H
to indicate that the SiI3124
uses the INTA# interrupt. The INTB#, INTC#, and INTD# interrupts may be used by enabling them in the Port
Interrupt Enable registers; this use is outside the PCI specification.
Bit [07:00]
: Interrupt Line (R/W) – Interrupt Line. This bit field is used by the system to indicate interrupt line
routing information. The SiI3124 does not use this information.
相關PDF資料 |
PDF描述 |
|---|---|
| SII3132 | PCI Express to 2-Port Serial ATA II Host Controller |
| SII3512 | PCI to Serial ATA Controller |
| SiI3512ECTU128 | PCI to Serial ATA Controller |
| SII3531A | PCI Express to Serial ATA Controller |
| SiI3531ACNU | PCI Express to Serial ATA Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SII3132 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI Express to 2-Port Serial ATA II Host Controller |
| SII3132CNU | 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 88-Pin QFN |
| SII3512 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI to Serial ATA Controller |
| SII3512ECTU128 | 制造商:Silicon Image Inc 功能描述:PCI to Serial ATA Controller 128-Pin TQFP 制造商:Silicone Image 功能描述: |
| SII3531 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:SteelVine⑩ Host Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。