- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381073 > SBPH400-3 (意法半導(dǎo)體) IEEE1394 3-Port 400Mbps Physical Layer PDF資料下載
參數(shù)資料
| 型號： | SBPH400-3 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | IEEE1394 3-Port 400Mbps Physical Layer |
| 中文描述： | IEEE1394連接3端口400Mbps的物理層 |
| 文件頁數(shù)： | 21/43頁 |
| 文件大?。?/td> | 285K |
| 代理商： | SBPH400-3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
SBPH400-3
21/43
2.8.7 Status transfer
A 4-bit status transfer of S[0:3] is initiated by the SBPH400 when any of the four status bits
S[0] to S[3] (as specified in Table 2.13) is set to 1. A 16-bit status transfer of s[0] to s[15] (as
specified in Table 2.13 is initiated by the link in response to a register read request from the
link device, or to indicate the node’s new phy_ID after a bus reset during the Self_ID process.
After the link interface is idle, a status transfer isinitiated with the assertion of status (CTL[0:1]
= 10) condition by the SBPH400. The first two bits of status information (S[0:1]) are made
available on D[0:1]. The status condition is held on CTL[0:1] for the duration of transfer. The
SBPH400 ensures that there is at least one clock cycle between status transfers.
Figure 2.11
Status transfer timing
Table 2.13
Status bits
Bit (S[n])
0
Name
ArbitrationResetGap
Description
This bit indicates that the SBPH400 has detected that the
serial bus has been idle for an arbitration reset gap time (this
is defined in the IEEE 1394 standard). This bit is used by the
link device in the busy/retry state machine. This bit is reset
after the status transfer or when a transfer occurs on the bus.
This bit indicates that the SBPH400 has detected that the
serial bus has been idle for a subaction gap time (this is
defined in the IEEE 1394 standard). This bit is used by the link
device to detect the end of an isochronous cycle. This bit is
reset after a status transfer or when a transfer occurs on the
bus.
This bit indicates that the SBPH400 has entered the bus reset
state. This bit is reset after a status transfer
This bit is set whenever any of the interrupt-generating status
bits (Loop detect, Power fail, State time-out, Port event) is set
to 1. This bit is reset after a status transfer.
These bits indicate the address of the SBPH400 register
whose contents are being transferred to the link device
These bits provide the current value of SBPH400’s register.
1
SubactionGap
2
BusReset
3
PHY_Interrupt
4-7
Address
8-15
Data
00
01
01
01
00
00
S[0,1]
S[2,3]
S[14,15]
00
SBPH400
CTL[0:1]
SBPH400
D[0:1]
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SD-B2D00 | CRYSTAL CLOCK OSCILLATORS |
| SD-BD00-FREQ | CRYSTAL CLOCK OSCILLATORS |
| SD-BD01-FREQ | CRYSTAL CLOCK OSCILLATORS |
| SD-BD07-FREQ | CRYSTAL CLOCK OSCILLATORS |
| SD-BD09-FREQ | CRYSTAL CLOCK OSCILLATORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SBPSU10K15FC1M1 | 制造商:Schneider Electric 功能描述:APC SMART-UPS VT MAINTENANCE BYPASS PANEL 10-15KVA 208V FLOO - Bulk |
| SBPSU10K15F-WP | 制造商:Schneider Electric 功能描述:APC MAINTENANCE BYPASS PANEL 10-15KVA 208V WALLMOUNT - Bulk |
| SBPSU10K20HC1M1-WP | 制造商:American Power Conversion Corp 功能描述:APC SMART-UPS VT MAINTENANCE B 制造商:Schneider Electric 功能描述:APC SMART-UPS VT MAINTENANCE BYPASS PANEL 10-20KVA 400V WALL - Bulk |
| SBPSU10K30FC1M1-WP | 制造商:Schneider Electric 功能描述:SMART-UPS VT BYPASS PANEL - Bulk 制造商:Schneider Electric 功能描述:APC Smart-UPS VT Maintenance Bypass Panel 10-30kVA 208V Wall Mount w/42 Pos. Dis |
| SBPSU20K30FC1M1 | 制造商:Schneider Electric 功能描述:APC SMART-UPS VT MAINTENANCE BYPASS PANEL 20-30KVA 208V FLOO - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。