參數(shù)資料
型號(hào): PT7D6555
英文描述: -40V Single P-Channel HEXFET Power MOSFET in a TSOP-6 (Micro 6) package
中文描述: 擴(kuò)展的PCM接口控制器?
文件頁數(shù): 49/56頁
文件大?。?/td> 489K
代理商: PT7D6555
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Preliminary Data Sheet
PT7D6555
Extended PCM Interface Controller
49
PT0105(08/02)
Ver:0
Bus Interface Timing
Bus Timing
Figure 17. uP Read Cycle (Intel)
Sym
t
DSD
Description
Test Condition
Min
0
Typ
Max
Unit
ns
R or W set-up to DS
t
RR
RD-pulse width
120
ns
t
RI
RD-control interval
70
ns
t
RD
Data output delay from RD
100
ns
t
DF
Data float delay from RD
25
ns
t
WW
WR-pulse width
60
ns
t
WI
WR-control interval
70
ns
t
DW
Data set-up time to WR x CS, DS x CS
30
ns
t
WD
Data hold time from WR x CS, DS x CS
10
ns
t
AA
ALE-pulse width
30
ns
t
AL
Address set-up time to ALE
10
ns
t
LA
Address hold time from ALE
15
ns
t
ALS
ALE set-up time to WR, RD
0
ns
t
AS
Address set-up time to WR, RD
10
ns
t
AH
Address hold time from WR
40
ns
Figure 18. uP Write Cycle (Intel)
相關(guān)PDF資料
PDF描述
PT7M7803RT μP Supervisor Circuits?
PT7V2727 3.3v/5.0v operating voltage
PT7V2727W 3.3v/5.0v operating voltage
PT7V3727W 3.3v/5.0v operating voltage
PT7V4027W 3.3V operating voltage
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PT7FFSDGY 制造商:Hubbell Wiring Device-Kellems 功能描述:FLUSH FRPT, 1 SERV, FURN FEED, GY
PT7FFSDI 制造商:Hubbell Wiring Device-Kellems 功能描述:FLUSH FRPT, 1 SERV, FURN FEED, IV
PT7FSD 制造商:Hubbell Wiring Device-Kellems 功能描述:THRU-FLOOR FITTING, 3 FLUSH FRPT
PT7FSDBLA 制造商:Hubbell Wiring Device-Kellems 功能描述:FLUSH FRPT, W/20A DUP/TELE/DATA,BK
PT7FSDBRA 制造商:Hubbell Wiring Device-Kellems 功能描述:FLUSH FRPT, W/20A DUP/TELE/DATA,BR