![](http://datasheet.mmic.net.cn/330000/PM73122_datasheet_16444367/PM73122_89.png)
RELEASED
PM73122 AAL1GATOR-32
DATASHEET
PMC-1981419
ISSUE 7
32 LINK CES/DBCES AAL1 SAR PROCESSOR
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
64
required in UTOPIA mode. However, the timing of RCSB matches UTOPIA
timing so that a full cycle for external decoding is available.
Table 3 shows how the CFG_ADDR field is used in different modes.
Table 3 CFG_ADDR and PHY_ADDR Bit Usage in SRC direction
Polling
Selection
MODE
PHY_ADDR Pins
CFG_ADDR
PHY_ADDR Pins
CFG_ADDR
UTOPIA-2
Single-Addr
[4:0]=device
[4:0]=device
[4:0]=device
[4:0]=device
Any-PHY
with CSB
[2:0]=device
[2:0]=device
[2:0]=device
CFG_ADDR is
prepended
[15:0]=device
Any-PHY
without
CSB
[3:0]=device
[3:0]=device
[3:0]=device
CFG_ADDR is
prepended
[15:0]=device
Notes:
In Any-PHY mode, in the SRC direction the AAL1gator-32 will prepend the
cell with CFG_ADDR[15:0]. In 8-bit mode the cell will be prepended with
CFG_ADDR[7:0]
In Any-PHY mode, if CS_MODE_EN=’1’ then CFG_ADDR[4:3] = “00”.
In Any-PHY mode, if CS_MODE_EN=’0’ then CFG_ADDR[4]=”0”.
11.1.2 UTOPIA Sink Interface (SNK_INTF)
The SNK_INTF block receives cells from the UTOPIA interface and sends them
to the UMUX interface. Depending on the value of the UTOP_MODE field in the
UI_SNK_CFG register, the UTOPIA interface acts either as an UTOPIA master
(controls the read enable signal) or as an UTOPIA PHY device (controls the cell
available signal). As a PHY device the SNK_INTF can either be a UTOPIA Level
One device, where it is the only device on the UTOPIA bus, or a UTOPIA Level
Two device where other devices can coexist on the UTOPIA bus. As a master
device the SNK_INTF can only function as a UTOPIA Level One device.
If 16_BIT_MODE is set in the UI_SNK_CFG register then all 16 bits of the
UTOPIA data bus are used. 16_BIT_MODE must be ‘0’ in UTOPIA master mode.