參數(shù)資料
型號(hào): MC68HC08LK60VF
廠商: FREESCALE SEMICONDUCTOR INC
元件分類(lèi): 微控制器/微處理器
英文描述: 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, PBGA160
封裝: 15 X 15 MM, BGA-160
文件頁(yè)數(shù): 247/248頁(yè)
文件大?。?/td> 1727K
代理商: MC68HC08LK60VF
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)當(dāng)前第247頁(yè)第248頁(yè)
Functional Controller Module (FCM)
MC68HC08LK60 MC68HC908LK60 Advance Information Data Sheet, Rev. 1.1
98
Freescale Semiconductor
cleared using the CHRC bit in the timebase control register. See Figure 8-4. The timebase counter can
also be cleared by setting the TBCLR in the timebase control register. See Figure 8-4.
NOTE
This section assumes that a 32.000-kHz oscillator or a 38.400-kHz
oscillator is used, according to the software option selected. These crystals
will generate precise interrupts. Crystals of a frequency two times these
frequencies can also be used to generate accurate RTC clock control. Any
other oscillator frequency will not provide accurate 100 Hz and 1 Hz
counters.
8.4.3 COP Watchdog Timer Submodule
The computer operating properly (COP) or watchdog timer subsystem is a software selectable feature
which will generate a system reset if not serviced within the specified watchdog timeout period. The
watchdog timer counter chain is derived from an output of the timebase circuit. This input signal is divided
to give the watchdog timer reset rate selected by the first write to the COP select bits in the timebase
control register.
A watchdog timer reset is performed by writing any data to address $FFFF. This will reset the counter
chain and begin the timeout countdown again. The watchdog timer counter chain is also cleared when
the MCU is in reset.
The value of the two watchdog timer rate select bits in the timebase control register (TBCR) determines
the watchdog timer timeout rate. These bits can be written only on the first write to this register after a
reset. If these bits are never written to, the watchdog timer reset rate will be set at 1 second when a 32-kHz
crystal is used (see Table 8-1).
NOTE
Although these bits default to 0, the user should write to these bits to
prevent subsequent writes from changing the timeout rate. A bit set/clear
for any bit in this register is executed as a read-modify-write of this register.
If used as the first write to this register, further writes to CRS[1:0] would not
be valid, and the default value would still be set.
The CPU clock halts during wait mode, but the oscillator and the watchdog timer system are still active.
The software should exit wait mode to service the watchdog timer system before the COP timeout period.
If the STOP instruction is executed on an MCU with stop mode enabled, the watchdog timer circuit will be
disabled. The COP timer is enabled when the MCU comes out of reset.
NOTE
The MC68HC(9)08LK60 does not allow stop mode operation.
8.5 Interrupts
The RTC submodule is capable of generating interrupts. Three different interrupts can be generated by
the clock sections of the real-time clock submodule:
1 minute, 1 Hz, 2 Hz, or 4 Hz
Alarm
Chronograph, 10 Hz
These interrupts are enabled by setting the corresponding bit in the RTC control register.
相關(guān)PDF資料
PDF描述
MCCF68HC08LK60 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, UUC150
MC68HC08LT8CFGE 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP44
MC68HC11G5CFN 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC84
MC68HC11G5CFN 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC84
MC68HC11L6VFU23 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC08LN56 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC08LT8 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC08LT8CFGE 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC08MR4 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:In-Circuit Simulator
MC68HC08P4 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT