參數(shù)資料
型號(hào): MB90242A
元件分類: 微控制器/微處理器
英文描述: 16-BIT, 32 MHz, MICROCONTROLLER, PQFP80
封裝: 12 X 12 MM, 0.50 MM PITCH, PLASTIC, SQFP-80
文件頁(yè)數(shù): 201/258頁(yè)
文件大?。?/td> 2010K
代理商: MB90242A
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)當(dāng)前第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)
2.1 CPU
42
Chapter 2: Hardware Configuration
Table 2.1.12 Interrupt Numbers and Interrupt Vectors Assigned
(3) Operation
Each internal resource with a hardware interrupt function has both an 'interrupt request flag' that indi-
cates whether an interrupt request has been made or not, and an 'interrupt enable flag' used to select
whether that circuit will send its interrupt signal to the CPU or not. Each interrupt request flag is set by
the occurrence of a particular event within that internal resource, and if the interrupt enable flag has an
'enable' setting, the resulting interrupt request will then be output from the internal resource to the inter-
rupt controller.
The interrupt controller compares individual interrupts simultaneously received with the interrupt lev-
els (IL) in the interrupt control register (ICR), selects the highest-level interrupt (the one with the low-
est IL value) and notifies the CPU. If more than one interrupt with the same level is received, the lowest
interrupt number is given priority. For the relation between interrupt requests and ICR values, see sec-
tion 2.2.3 "Interrupt Level Assignments."
The CPU receives the interrupt, compares its level with the ILM field in the processor status (PS) regis-
ter, and if the value of the interrupt level is less than the ILM setting and the I flag in the PS register has
the value '1,' microcoding for interrupt processing will begin as soon as the currently executing instruc-
tion is ended.
The top of the interrupt processing microcode references the ISE bit in the interrupt controller's ICR
register, verifies that the value of that bit is '0' (0=interrupt), and then starts the main sequence of the
interrupt processing routine.
In interrupt processing, the 12 bytes in the A, DPR, ADB, DTB, PCB, PC and PS registers are saved to
the area of memory designated by the SSB and SSP registers, the contents of the 3-byte interrupt vector
is read and loaded into the PC and PCB register, the contents of the ILM field in the PS register are
Software
interrupt
instruction
Vector
address L
Vector
address M
Vector
address H
Mode
register
Interrupt
No.
Hardware interrupt
INT 0
FFFFFCH
FFFFFDH
FFFFFEH
Not used
#0
None
INT 7
FFFFE0H
FFFFE1H
FFFFE2H
Not used
#7
None
INT8
FFFFDCH
FFFFDDH
FFFFDEH
FFFFDF
#8
(RESET vector)
INT 9
FFFFD8H
FFFFD9H
FFFFDAH
Not used
#9
None
INT 10
FFFFD4H
FFFFD5H
FFFFD6H
Not used
#10
<Exception>
INT 11
FFFFD0H
FFFFD1H
FFFFD2H
Not used
#11
Hardware interrupt #0
INT12
FFFFCCH
FFFFCDH
FFFFCEH
Not used
#12
Hardware interrupt #1
INT 13
FFFFC8H
FFFFC9H
FFFFCAH
Not used
#13
Hardware interrupt #2
INT 14
FFFFC4H
FFFFC5H
FFFFC6H
Not used
#14
Hardware interrupt #3
INT 254
FFFC04H
FFFC05H
FFFC06H
Not used
#254
Open
INT 255
FFFC00H
FFFC01H
FFFC02H
Not used
#255
<Stack fault>
相關(guān)PDF資料
PDF描述
MB90337PFM 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP64
MB90F337PFM 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP64
MB90352SPFV 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP64
MB90F352SPFV 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP64
MB90F352PFV 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB90246 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller
MB90246A 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller
MB90246APFV 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller
MB90330 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller
MB90330A 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Microcontroller