- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄296408 > M58WR064KU70ZA6U (NUMONYX) 4M X 16 FLASH 1.8V PROM, 70 ns, PBGA44 PDF資料下載
參數(shù)資料
| 型號(hào)： | M58WR064KU70ZA6U |
| 廠商： | NUMONYX |
| 元件分類(lèi)： | PROM |
| 英文描述： | 4M X 16 FLASH 1.8V PROM, 70 ns, PBGA44 |
| 封裝： | 7.50 X 5 MM, 0.50 MM PITCH, ROHS COMPLIANT, VFBGA-44 |
| 文件頁(yè)數(shù)： | 112/122頁(yè) |
| 文件大?。?/td> | 2187K |
| 代理商： | M58WR064KU70ZA6U |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)當(dāng)前第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
M58WRxxxKU, M58WRxxxKL
Description
1
Description
The M58WR016KU/L, M58WR032KU/L and M58WR064KU/L are 16-Mbit (1 Mbit × 16),
32- Mbit (2 Mbits × 16) and 64-Mbit (4 Mbits × 16) non-volatile flash memories, respectively.
In the rest of the document, they will be referred to as M58WRxxxKU/L unless otherwise
specified.
The M58WRxxxKU/L may be erased electrically at block level and programmed in-system
on a word-by-word basis using a 1.7 V to 2 V VDD supply for the circuitry and a 1.7 V to 2 V
VDDQ supply for the input/output pins. An optional 9 V VPP power supply is provided to
speed up customer programming.
The first 16 address lines are multiplexed with the data input/output signals on the
multiplexed address/data bus ADQ0-ADQ15. The remaining address lines, A16-Amax, are
the most significant bit addresses.
The device features an asymmetrical block architecture:
●
the M58WR016KU/L have an array of 39 blocks, and are divided into 4-Mbit banks.
There are 3 banks each containing 8 main blocks of 32 Kwords, and one parameter
bank containing 8 parameter blocks of 4 Kwords and 7 main blocks of 32 Kwords.
●
the M58WR032KU/L have an array of 71 blocks, and are divided into 4-Mbit banks.
There are 7 banks each containing 8 main blocks of 32 Kwords, and one parameter
bank containing 8 parameter blocks of 4 Kwords and 7 main blocks of 32 Kwords.
●
the M58WR064KU/L have an array of 135 blocks, and are divided into 4-Mbit banks.
There are 15 banks each containing 8 main blocks of 32 Kwords, and one parameter
bank containing 8 parameter blocks of 4 Kwords and 7 main blocks of 32 Kwords.
The multiple bank architecture allows dual operations; while programming or erasing in one
bank, read operations are possible in other banks. Only one bank at a time is allowed to be
in program or erase mode. It is possible to perform burst reads that cross bank boundaries.
address space for the M58WR016KU, M58WR032KU and M58WR064KU, and at the
bottom for the M58WR016KL, M58WR032KL and M58WR064KL.
Each block can be erased separately. Erase can be suspended to perform program in any
other block, and then resumed. Program can be suspended to read data in any other block
and then resumed. Each block can be programmed and erased over 100,000 cycles using
the supply voltage VDD. There are two enhanced factory programming commands available
to speed up programming.
Program and erase commands are written to the command interface of the memory. An
internal program/erase controller takes care of the timings necessary for program and erase
operations. The end of a program or erase operation can be detected and any error
conditions identified in the status register. The command set required to control the memory
is consistent with JEDEC standards.
The device supports synchronous burst read and asynchronous read from all blocks of the
memory array; at power-up the device is configured for asynchronous read. In synchronous
burst mode, data is output on each clock cycle at frequencies of up to 66 MHz. The
synchronous burst read operation can be suspended and resumed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M5L28FGNFREQ | CRYSTAL OSCILLATOR, CLOCK, 1.544 MHz - 125 MHz, HCMOS OUTPUT |
| M3L13TCNFREQ | CRYSTAL OSCILLATOR, CLOCK, 1.544 MHz - 125 MHz, HCMOS OUTPUT |
| M3L14FCNFREQ | CRYSTAL OSCILLATOR, CLOCK, 1.544 MHz - 125 MHz, HCMOS OUTPUT |
| M3L15TGNFREQ | CRYSTAL OSCILLATOR, CLOCK, 1.544 MHz - 125 MHz, HCMOS OUTPUT |
| M5L13TCNFREQ | CRYSTAL OSCILLATOR, CLOCK, 1.544 MHz - 125 MHz, HCMOS OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M58WR064T | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:64 Mbit (4Mb x 16, Multiple Bank, Burst ) 1.8V Supply Flash Memory |
| M58WR064T100ZB6T | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:64 Mbit (4Mb x 16, Multiple Bank, Burst ) 1.8V Supply Flash Memory |
| M58WR064T70ZB6T | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:64 Mbit (4Mb x 16, Multiple Bank, Burst ) 1.8V Supply Flash Memory |
| M58WR064T85ZB6T | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:64 Mbit (4Mb x 16, Multiple Bank, Burst ) 1.8V Supply Flash Memory |
| M58WR128EB | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:128 Mbit 8Mb x 16, Multiple Bank, Burst 1.8V Supply Flash Memory |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。