- 您現(xiàn)在的位置：買賣IC網 > PDF目錄359605 > LAN9116-MT (STANDARD MICROSYSTEMS CORP) Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller PDF資料下載
參數(shù)資料
| 型號： | LAN9116-MT |
| 廠商： | STANDARD MICROSYSTEMS CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller |
| 中文描述： | 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封裝： | ROHS COMPLIANT, TQFP-100 |
| 文件頁數(shù)： | 30/126頁 |
| 文件大?。?/td> | 831K |
| 代理商： | LAN9116-MT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁
Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
Datasheet
Revision 1.1 (05-17-05)
30
SMSC LAN9116
DATASHEET
Additionally, please refer to
Section 5.3.17, "ENDIAN—Endian Control," on page 84
for additional
information on status indication on Endian modes.
3.8
General Purpose Timer (GP Timer)
The General Purpose Timer is a programmable block that can be used to generate periodic host
interrupts. The resolution of this timer is 100uS.
The GP Timer loads the GPT_CNT Register with the value in the GPT_LOAD field and begins counting
down when the TIMER_EN bit is set to a ‘1.’ On a reset, or when the TIMER_EN bit changes from
set ‘1’ to cleared ‘0,’ the GPT_CNT field is initialized to FFFFh. The GPT_CNT register is also initialized
to FFFFh on a reset. Software can write the pre-load value into the GPT_LOAD field at any time; e.g.,
before or after the TIMER_EN bit is asserted. The GPT Enable bit TIMER_EN is located in the
GPT_CFG register.
Once enabled, the GPT counts down either until it reaches 0000h or until a new pre-load value is
written to the GPT_LOAD field. At 0000h, the counter wraps around to FFFFh, asserts the GPT
interrupt status bit and the IRQ signal if the GPT_INT_EN bit is set, and continues counting. The GPT
interrupt status bit is in the INT_STS Register. The GPT_INT hardware interrupt can only be set if the
GPT_INT_EN bit is set. GPT_INT is a sticky bit (R/WC); i.e., once the GPT_INT bit is set, it can only
be cleared by writing a ‘1’ to the bit.
3.9
EEPROM Interface
LAN9116 can optionally load its MAC address from an external serial EEPROM. If a properly
configured EEPROM is detected by LAN9116 at power-up, hard reset or soft reset, the ADDRH and
ADDRL registers will be loaded with the contents of the EEPROM. If a properly configured EEPROM
is not detected, it is the responsibility of the host LAN Driver to set the IEEE addresses.
The LAN9116 EEPROM controller also allows the host system to read, write and erase the contents
of the Serial EEPROM. The EEPROM controller supports most “93C46” type EEPROMs configured for
128 x 8-bit operation.
Table 3.7 Byte Lane Mapping
MODE OF
OPERATION
DATA PINS
DESCRIPTION
D[31:24]
D[23:16]
D[15:8]
D[7:0]
32-bit
Byte 3
(MSB)
Byte 2
Byte 1
Byte 0
(LSB)
This is the native mode of the LAN9116.
Endianess does not matter when both
WORD lanes are in operation.
Mode 0 (Big Endian Register equal to 0xFFFFFFFF)h
A1 = 0
--
--
Byte 3
Byte 2
Note:
This mode can be used by 32-
bit processors operating with
an external 16-bit bus.
A1 = 1
--
--
Byte 1
Byte 0
Mode 1 (Big Endian Register not equal to 0xFFFFFFFF)h
A1 = 0
--
--
Byte 1
Byte 0
Note:
This mode can also be used
by native 16-bit processors.
A1 = 1
--
--
Byte 3
Byte 2
相關PDF資料 |
PDF描述 |
|---|---|
| LP621024D-55LLT | 128K X 8 BIT CMOS SRAM |
| LP621024D-I | 128K X 8 BIT CMOS SRAM |
| LP621024D-T | 128K X 8 BIT CMOS SRAM |
| LP62S1024BM-70LLT | 128K X 8 BIT LOW VOLTAGE CMOS SRAM |
| LP621024DX-55LLI | 128K X 8 BIT CMOS SRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LAN9117 | 制造商:SMSC 制造商全稱:SMSC 功能描述:HIGH PERFORMANCE SINGLE-CHIP 10/100 NON-PCI ETHERNET CONTROLLER |
| LAN9117-MD | 功能描述:以太網 IC HiPerfrm Sngl-Chip 10/100 Ethrnt RoHS:否 制造商:Micrel 產品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| LAN9117-MT | 功能描述:以太網 IC HiPerfrm Sngl-Chip 10/100 Ethrnt RoHS:否 制造商:Micrel 產品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| LAN9118 | 制造商:SMSC 制造商全稱:SMSC 功能描述:High Performance Single-Chip 10/100 Non-PCI Ethernet Controller |
| LAN9118_05 | 制造商:SMSC 制造商全稱:SMSC 功能描述:High Performance Single-Chip 10/100 Non-PCI Ethernet Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。