參數(shù)資料
型號： LAN83C175
廠商： STANDARD MICROSYSTEMS CORP
元件分類： 微控制器/微處理器
英文描述： Ethernet CARDBUS Integrated Controller With Modem Support
中文描述： 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP208
封裝： 28 X 28 MM, 1.40 MM HEIGHT, TQFP-208
文件頁數(shù)： 60/92頁
文件大?。?/td> 299K
代理商： LAN83C175
60
CardBus CONFIGURATION REGISTERS
00 - DEVICE ID/VENDOR ID
31 through 16 - DEVICE ID: This read only
field returns the LAN83C175 device ID
(0006h). Bit 31 is assigned a value to indicate
SMSC
System
Products
Components Division (0 = System Products, 1
= Components). The remaining bits are
assigned arbitrarily to uniquely identify each
System Products CardBus device.
Division
vs.
15 through 0 - VENDOR ID: This read only
field returns the SMSC Vendor ID (10B8h).
04 - CardBus STATUS / COMMAND
Reset Value: 0000000010000000
Bits in this register are set internally by the
LAN83C175. Bits are cleared by writing a 1 to
their respective locations. Writing 0 to a bit
has no effect (in register test mode writing 0
sets the bit).
31 - DETECTED PARITY ERROR: This bit is
set whenever the LAN83C175 detects a parity
error, even if parity error handling is disabled.
30 - SIGNALLED SYSTEM ERROR: This bit
is et whenever the LAN83C175 asserts system
error. The LAN83C175 asserts system error
when an address parity error is detected and
both the nSERR enable and Parity Error
Response bits are set.
29 - RECEIVED MASTER ABORT: This bit is
set whenever an LAN83C175 bus master
transaction is terminated with master-abort.
28 - RECEIVED TARGET ABORT: This bit is
set whenever an LAN83C175 bus master
transaction is terminated with target-abort.
27 - SIGNALLED TARGET ABORT: This bit is
not implemented because the LAN83C175 never
signals target-abort (always returns 0).
26 and 25 - DEVSEL TIMING: These two read
only bits always return "00" to indicate that the
LAN83C175 always asserts DEVSEL with fast
timing (zero wait states).
24 - DATA PARITY DETECTED: This bit is set
whenever the following three conditions are met:
1) the LAN83C175 is acting as bus master on
the CardBus bus; 2) the LAN83C175 asserts
nPERR or observes nPERR asserted; 3) the
Parity Error Response bit is set.
23 - FAST BACK-TO-BACK CAPABLE: This read
only bit always returns 1 to indicate that the
LAN83C175 is capable of accepting fast back-to-
back transactions when the transactions are not
to the same agent.
22 - UDF SUPPORTED: This read only bit tells
the host system whether or not the LAN83C175
supports user definable features. The value of this
bit is recalled from EEPROM at power up and
stored in the NVCTL register. This bit should be
programmed to zero in the EEPROM to indicate
that the LAN83C175 does not support user
definable features.
21 - 66 MHz CAPABLE: This bit always returns
zero to indicate that the LAN83C175 is not 66
MHz capable.
20 through 16: Reserved (always return 0).
COMMAND REGISTER (Lower Word)
Reset Value: 0000000000000000
15 through 10: Reserved (always return 0).
9 - FAST BACK-TO-BACK ENABLE: This bit is
not implemented because the LAN83C175 never
相關(guān)PDF資料
PDF描述
LAN83C180 10/100 FAST ETHERNET PHY TRANSCEIVER
LAN83C185 HIGH PERFORMANCE SINGLE CHIP LOW POWER 10/100 ETHERNET PHYSICAL LAYER TRANSCEIVER
LAN83C183-JD FAST ETHERNET PHYSICAL LAYER DEVICE
LAN83C180TQFP 10/100 FAST ETHERNET PHY TRANSCEIVER
LAN83C183 FAST ETHERNET PHYSICAL LAYER DEVICE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LAN83C175TQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMC Corporation of America 功能描述:83C175TQFP 制造商:SMSC 功能描述:
LAN83C175TQFP WAF 制造商:SMSC 功能描述:
LAN83C180 制造商:SMSC 制造商全稱:SMSC 功能描述:10/100 FAST ETHERNET PHY TRANSCEIVER
LAN83C180_01 制造商:SMSC 制造商全稱:SMSC 功能描述:10/100 Fast Ethernet PHY Transceiver
LAN83C180TQFP 制造商:SMSC 制造商全稱:SMSC 功能描述:10/100 Fast Ethernet PHY Transceiver
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*