參數(shù)資料
型號: LAN83C175
廠商: STANDARD MICROSYSTEMS CORP
元件分類: 微控制器/微處理器
英文描述: Ethernet CARDBUS Integrated Controller With Modem Support
中文描述: 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP208
封裝: 28 X 28 MM, 1.40 MM HEIGHT, TQFP-208
文件頁數(shù): 41/92頁
文件大?。?/td> 299K
代理商: LAN83C175
41
[1]
[0]
THRESHOLD
LEVEL
32 Bytes (1/4
Full)
64 Bytes (1/2
Full)
96 Bytes (3/4
Full)
128 Bytes
(Full)
0
0
0
1
1
0
1
1
7 - TRANSMIT DMA PRIORITY: When this bit
is set, the transmit DMA may preempt the
receive DMA for access to the CardBus bus.
Preemption occurs when the CardBus latency
timer expires.
6 - RECEIVE DMA PRIORITY: When this bit
is set, the receive DMA may preempt the
transmit DMA for access to the CardBus bus.
Preemption occurs when the CardBus latency
timer expires.
5 - BIG ENDIAN: This bit controls the order of
the bytes on the data bus when the
LAN83C175 is used in a big endian machine.
When this bit is set to 1, the LAN83C175
performs byte swapping on the descriptor and
fragment list entries to compensate for byte
swapping by the CardBus bridge.
4 - ONECOPY: When this bit is set to 1, the
LAN83C175 will give the host only one copy
of each receive frame. This bit causes
NEXTFRAME to be set automatically at the
end of each frame. This bit should not be
modified while the receive DMA is not idle.
3 - POWER DOWN: Setting this bit puts the
LAN83C175 into a low power sleep mode.
When this bit is cleared (I/O writes to this
register are still enabled in sleep mode) the
LAN83C175 will resume in the state it was in
prior to power down. This bit may only be set
when the chip is idle.
2 - SOFTWARE INTERRUPT: When this bit is set
to a 1, the LAN83C175 interrupt pin nINTA will
become active (driven low).
1 - INTERRUPT ENABLE: Setting this bit enables
the LAN83C175 interrupt line. When one of the
interrupt status bits and its corresponding mask
bit are both set, the LAN83C175 will drive the
nINTA pin low. Clearing this bit masks all
interrupts (except software interrupt).
0 - SOFT RESET: Setting this bit to a 1 resets the
LAN83C175 to its initialization state. All state
machines and pointers to the internal rams will
be reset. The configuration registers (except
EEPROM control) and non-volatile control register
will NOT be reset and EEPROM recall will not
take place after a soft reset. This register will
return to its reset value after the operation is
complete, regardless of the data written.
10 - NON-VOLATILE CONTROL
Power Up Reset Value: 000000
31 through 15: Unused
14 - FETPWRPHY: This bit controls the
FETPWRPHY output signal that is used to control
a powerdown signal to the physical layer. Upon
reset, it will be zero, and will then reflect the value
loaded into it during EEPROM recall.
13 - MULTI_FUNC: This bit is read during
configuration on bit 23 when the hdr type and
latency timer are read.
12 - STSCHG_EN: This bit must be high to allow
the function event register for the modem to be
driven out onto the cardbus.
相關(guān)PDF資料
PDF描述
LAN83C180 10/100 FAST ETHERNET PHY TRANSCEIVER
LAN83C185 HIGH PERFORMANCE SINGLE CHIP LOW POWER 10/100 ETHERNET PHYSICAL LAYER TRANSCEIVER
LAN83C183-JD FAST ETHERNET PHYSICAL LAYER DEVICE
LAN83C180TQFP 10/100 FAST ETHERNET PHY TRANSCEIVER
LAN83C183 FAST ETHERNET PHYSICAL LAYER DEVICE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LAN83C175TQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMC Corporation of America 功能描述:83C175TQFP 制造商:SMSC 功能描述:
LAN83C175TQFP WAF 制造商:SMSC 功能描述:
LAN83C180 制造商:SMSC 制造商全稱:SMSC 功能描述:10/100 FAST ETHERNET PHY TRANSCEIVER
LAN83C180_01 制造商:SMSC 制造商全稱:SMSC 功能描述:10/100 Fast Ethernet PHY Transceiver
LAN83C180TQFP 制造商:SMSC 制造商全稱:SMSC 功能描述:10/100 Fast Ethernet PHY Transceiver