欧洲精品色在线观看,成人亚洲精品777777

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299169 > HD4074394S 4-BIT, OTPROM, MICROCONTROLLER, PDIP28 PDF資料下載

型號(hào)：	HD4074394S
元件分類：	微控制器/微處理器
英文描述：	4-BIT, OTPROM, MICROCONTROLLER, PDIP28
封裝：	DP-28S
文件頁(yè)數(shù)：	670/675頁(yè)
文件大?。?/td>	2183K
代理商：	HD4074394S

Overview

Reset is the highest priority exception. There are two factors that initiate reset exception handling

RESET Pin Input: When the RESET pin goes low all processing is discontinued and the

system goes to the reset state. A reset causes the CPU internal registers and the built-in peripheral

module registers to be initialized, and then reset exception handling starts immediately.

(2) Watchdog Timer Overflow: When timer C is used as a watchdog timer, the system enters the

reset state when timer C overflows. After performing the same operations as performed in

response to a

RESET pin input, reset exception handling starts immediately.

Reset Sequence

When a reset exception factor occurs the system enters the reset state.

To reliably reset the system when the system clock oscillator is stopped (including the state

immediately following power on), the

RESET pin must be held low for at least the duration of the

oscillator stabilization period, i.e., tRC. Similarly, when stop mode is cleared by a

STOPC pin must be held low for at least tRC.

Also, when resetting during normal operation, the

RESET pin must be held low for at least two

instruction cycles.

When a reset exception factor occurs, the system operates as follows.

Refer to section 25, “Electrical Characteristics”, for detailed information on tRC.

1. When reset exception handling starts due to either a

RESET pin input or a watchdog timer

overflow, the RAM enable flag (RAME) in the register flag area is cleared to 0.

2. The CPU internal states and the built-in peripheral module registers are initialized. The

interrupt enable flag (IE) is cleared to 0 disabling all interrupts. Refer to section 4.4, “Initial

Values of Registers and Flags at Reset and Stop Mode Clear”, for the initial values of the

3. The vector address $0000 is loaded into the PC. Therefore, the CPU will branch to the reset

handling routine if a JMPL instruction to that routine is stored in locations $0000 and $0001.

RESET pin input is an asynchronous input; that is, whatever state the system is in, it will

always goes to the reset state when the

RESET pin goes low.

相關(guān)PDF資料	PDF描述
HD6433066F	32-BIT, MROM, MICROCONTROLLER, PQFP100
HD6433337YTF12	MROM, 12 MHz, MICROCONTROLLER, PQFP80
HD6433394F16	MROM, 16 MHz, MICROCONTROLLER, PQFP80
HD6433394TF12	MROM, 12 MHz, MICROCONTROLLER, PQFP80
HD6433388CP6	MROM, MICROCONTROLLER, PQCC84

相關(guān)代理商/技術(shù)參數(shù)	參數(shù)描述
HD4074408C	制造商:未知廠家制造商全稱:未知廠家功能描述:4-Bit Microcontroller
HD4074408F	制造商:未知廠家制造商全稱:未知廠家功能描述:4-Bit Microcontroller
HD4074408H	制造商:未知廠家制造商全稱:未知廠家功能描述:4-Bit Microcontroller
HD4074408S	制造商:Renesas Electronics Corporation 功能描述:HIT 4 BIT MICROCOMPUTER (ZTAT)
HD4074418C	制造商:未知廠家制造商全稱:未知廠家功能描述:4-Bit Microcontroller

發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

(若只采購(gòu)一條型號(hào)，填寫一行即可)

*型號(hào)	*數(shù)量	廠商	批號(hào)	封裝