- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370429 > HB52E89EM (Hitachi,Ltd.) 64 MB Unbuffered SDRAM DIMM(64MB 未緩沖同步DRAM DIMM) PDF資料下載
參數(shù)資料
| 型號： | HB52E89EM |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 64 MB Unbuffered SDRAM DIMM(64MB 未緩沖同步DRAM DIMM) |
| 中文描述： | 64 MB的無緩沖SDRAM的內(nèi)存（64MB的未緩沖同步的DRAM內(nèi)存） |
| 文件頁數(shù)： | 28/64頁 |
| 文件大小： | 2741K |
| 代理商： | HB52E89EM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
HB52E88EM-F, HB52E89EM-F, HB52E168EN-F, HB52E169EN-F
28
Precharge all banks [PALL]:
This command starts a precharge operation for all banks.
Refresh [REF/SELF]:
This command starts the refresh operation. There are two types of refresh operation,
the one is auto-refresh, and the other is self-refresh. For details, refer to the CKE truth table section.
Mode register set [MRS]:
The SDRAM module has a mode register that defines how it operates. The mode
register is specified by the address pins (A0 to A13) at the mode register set cycle. For details, refer to the
mode register configuration. After power on, the contents of the mode register are undefined, execute the
mode register set command to set up the mode register.
DQMB Truth Table
Note: H: V
IH
. m L: V
IL
.
×
: V
IH
or V
IL
.
Write: I
DID
is needed.
Read: I
DOD
is needed.
The SDRAM module can mask input/output data by means of DQMB.
During reading, the output buffer is set to Low-Z by setting DQMB to Low, enabling data output. On the
other hand, when DQMB is set to High, the output buffer becomes High-Z, disabling data output.
During writing, data is written by setting DQMB to Low. When DQMB is set to High, the previous data is
held (the new data is not written). Desired data can be masked during burst read or burst write by setting
DQMB. For details, refer to the DQMB control section of the SDRAM module operating instructions.
CKE Truth Table
Note: H: V
IH
. L: V
IL
.
×
: V
IH
or V
IL
.
Clock suspend mode entry:
The SDRAM module enters clock suspend mode from active mode by setting
CKE to Low. The clock suspend mode changes depending on the current status (1 clock before) as shown
below.
Command
Write enable/output enable
Write inhibit/output disable
Symbol
ENB
MASK
CKE
n - 1
H
H
DQMB
L
H
n
×
×
Current state
Active
Any
Clock suspend
Idle
Idle
Idle
Command
Clock suspend mode entry
Clock suspend
Clock suspend mode exit
Auto-refresh command (REF)
Self-refresh entry (SELF)
Power down entry
CKE
n - 1
H
L
L
H
H
H
H
L
L
L
L
S
H
×
×
L
L
L
H
L
H
L
H
RE
×
×
×
L
L
H
×
H
×
H
×
CE
×
×
×
L
L
H
×
H
×
H
×
W
×
×
×
H
H
H
×
H
×
H
×
Address
×
×
×
×
×
×
×
×
×
×
×
n
L
L
H
H
L
L
L
H
H
H
H
Self refresh
Self refresh exit (SELFX)
Power down
Power down exit
相關PDF資料 |
PDF描述 |
|---|---|
| HB52E169E12 | 128 MB Registered SDRAM DIMM(128 MB 寄存同步DRAM DIMM) |
| HB52E648EN | 512 MB Unbuffered SDRAM DIMM(512 MB 未緩沖同步DRAM DIMM) |
| HB52E649EN | 512 MB Unbuffered SDRAM DIMM(512 MB 未緩沖同步DRAM DIMM) |
| HB52E649E12 | THERMISTOR, NTC; Series:B575; Thermistor type:NTC; Resistance:10kR; Tolerance, resistance:+/-1%; Beta value:3450; Temperature, lower limit, beta value:0(degree C); Temperature, upper limit, beta value:100(degree C); Temp, op. RoHS Compliant: Yes |
| HB52E649E12-A6B | 512 MB Registered SDRAM DIMM 64-Mword 】 72-bit, 100 MHz Memory Bus, 1-Bank Module (18 pcs of 64 M 】 4 Components) PC100 SDRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HB52E89EM-B6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x72 SDRAM Module |
| HB52F168GB-75B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 SDRAM Module |
| HB52F168GB-75BL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 SDRAM Module |
| HB52F168GB-B | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128 MB Unbuffered SDRAM Micro DIMM 16-Mword × 64-bit, 133/100 MHz Memory Bus, 1-Bank Module (4 pcs of 16 M × 16 components) PC133/100 SDRAM |
| HB52F328DC-75B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x64 SDRAM Module |
發(fā)布緊急采購，3分鐘左右您將得到回復。