- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370311 > GCIXF1002ED Controller Miscellaneous - Datasheet Reference PDF資料下載
參數(shù)資料
| 型號(hào)： | GCIXF1002ED |
| 英文描述： | Controller Miscellaneous - Datasheet Reference |
| 中文描述： | 控制器雜項(xiàng)-數(shù)據(jù)表參考 |
| 文件頁(yè)數(shù)： | 86/128頁(yè) |
| 文件大小： | 1262K |
| 代理商： | GCIXF1002ED |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)當(dāng)前第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Intel
IXF1002 Dual Port Gigabit Ethernet Controller
86
Datasheet
6.7.1
Synchronization
The IXF1002 implements the synchronization process as defined in IEEE 802.3z. The
synchronization process is responsible for determining whether the underlying receive channel is
ready for operation.
Every set of ten bits transferred onto the line are called a Code-group. Ordered set consist of either
one, two, or four code-groups where the first code-group is a special code-group. The seven bit
comma string is defined as either b
’
xxx0011111
’
(comma+) or b
’
xxx1100000
’
(comma-).
Code-group synchronization is acquired by the detection of three ordered sets, containing comma
strings in their first code group without receiving invalid code-group errors in between these three
ordered sets.
6.7.1.1
Comma detect
When the Physical Medium Attachment (PMA) sublayer, which is a part of the PHY, detects a
comma within the incoming rx_bit stream, it may realign its current code-group boundary to that of
the received comma. During reception of a comma, the comdet_{i} signal is asserted by the PHY.
Detection of a comma is done by the PHY only when the encdet_{i} signal is asserted. Assertion of
PORT_MODE<FXECD> bit, will cause the encdet_{i} signal to be continuously asserted.
Deassertion of this bit will cause assertion of the encdet_{i} signal only during
loss-of-synchronization mode.
6.7.2
Auto-Negotiation
The IXF1002 implements the Auto-Negotiation process as defined in IEEE 802.3z, including full
support of next page exchange.
The Auto-Negotiation process provides the means to exchange configuration information between
the local device and the link partner device, and to automatically configure both devices to
maximum advantage of their abilities. The receive and transmit flow-control working mode, which
is resolved by the priority resolution function of the Auto-Negotiation, will be reflected in the
GPCS_STT register. (see
Section 3.2.5.9
).
The Auto-Negotiation process starts with no need of management interference. For restarting
Auto-Negotiation with ability advertised values other than the default, updating should be done in
AN_ADV register and then the MII_CTL<RESAN> bit, should be asserted. Disable
Auto-Negotiation by deasserting MII_CTL<ANENBL> bit. This will immediately start data
transmission and reception in the default mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GCIXF1002EDT | Controller Miscellaneous - Datasheet Reference |
| GCIXF440AC | Controller Miscellaneous - Datasheet Reference |
| GCIXF440ACT | Controller Miscellaneous - Datasheet Reference |
| GCIXP1250-166 | Microprocessor |
| GCIXP1250-200 | Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GCIXF1002EDT | 制造商:Intel 功能描述:Ethernet CTLR Single Chip 1000Mbps 3.3V 304-Pin ESBGA |
| GCIXF1012EC.A3-884560 | 功能描述:IC ETHERNET MAC 12PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:2,450 系列:- 控制器類型:SPI 總線至 I²C 總線橋接 接口:I²C，串行，SPI 電源電壓:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-HVQFN（4x4） 包裝:托盤 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名稱:935286452157SC18IS600IBSSC18IS600IBS-ND |
| GCIXF1012ECA3 | 制造商:Cortina Systems Inc 功能描述: 制造商:Intel 功能描述: |
| GCIXF1024EC.A3-884561 | 功能描述:IC ETHERNET MAC 24PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| GCIXF18104EE-B0 | 制造商:Cortina Systems Inc 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。