參數(shù)資料
型號： GCIXF1002ED
英文描述： Controller Miscellaneous - Datasheet Reference
中文描述： 控制器雜項-數(shù)據(jù)表參考
文件頁數(shù)： 78/128頁
文件大?。?/td> 1262K
代理商： GCIXF1002ED
Intel
IXF1002 Dual Port Gigabit Ethernet Controller
78
Datasheet
6.2
GMII Port Interface
In the GMII mode (PORT_MODE<GPCS=0>), the IXF1002 implements the IEEE 802.3 Standard
GMII interface.
Table 11
describes the GMII port signal names as they refer to the appropriate
IEEE 802.3 signal names.
The GMII management signals (mdc and mdio) are common to both ports.
Table 11
describes the GMII port signals versus standard signals.
Table 11. GMII Port Signals versus Standard Signals
GMII Signals
IEEE 802.3
Signals
I/O
Purpose
tclk
—
I
This signal operates at 125 MHz, and is used as a
reference clock for the gtxclk_{i} output signals.
gtxclk_{i}
gtx_clk
O
125MHz clock which provides the timing reference for
the transfer of the ten{i}, terr{i}, and txd_{i} signals.
rclk_{i}
rx_clk
I
Receive clock, synchronizes all receive signals (dv{i},
rxd_{i}<7:0>, rerr{i}).
ten{i}
tx_en
O
Transmit enable, asserted by the MAC sublayer when
the first transmit preamble byte is driven over the
GMII. It remains asserted for the remainder of the
frame, up to the last CRC byte.
txd_{i}<7:0>
txd<7:0>
O
These lines provide transmit data, driving a byte on
each tclk cycle when ten{i} is asserted.
terr{i}
tx_err
O
Transmit error, asserted by the MAC layer to generate
a coding error on the byte currently being transferred
over txd_{i}<7:0>.
dv{i}
rx_dv
I
Receive data valid, asserted by the PHY layer when
the first received preamble byte is driven over the
GMII. It remains asserted for the remainder of the
frame, up to the last CRC byte.
rxd_{i}<7:0>
rxd<7:0>
I
These lines provide receive data, driving a byte on
each rclk_{i} cycle when dv{i} is asserted.
rerr{i}
rx_err
I
Receive error, asserted by the PHY layer to indicate
an error the MAC cannot detect. If asserted during
packet reception, indicates a coding error on the
frame currently being transferred on rxd_{i}<7:0>.
mdc
mdc
O
Management data clock, the mdio signal clock
reference.
mdio
mdio
I/O
Management data input/output, used to transfer
control signals between the PHY layer and the
manager entity. The IXF1002 is capable of initiating
control signal transfer between the IXF1002 and the
PHY devices.
相關(guān)PDF資料
PDF描述
GCIXF1002EDT Controller Miscellaneous - Datasheet Reference
GCIXF440AC Controller Miscellaneous - Datasheet Reference
GCIXF440ACT Controller Miscellaneous - Datasheet Reference
GCIXP1250-166 Microprocessor
GCIXP1250-200 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GCIXF1002EDT 制造商:Intel 功能描述:Ethernet CTLR Single Chip 1000Mbps 3.3V 304-Pin ESBGA
GCIXF1012EC.A3-884560 功能描述:IC ETHERNET MAC 12PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準包裝:2,450 系列:- 控制器類型:SPI 總線至 I²C 總線橋接 接口:I²C，串行，SPI 電源電壓:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-HVQFN（4x4） 包裝:托盤 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名稱:935286452157SC18IS600IBSSC18IS600IBS-ND
GCIXF1012ECA3 制造商:Cortina Systems Inc 功能描述: 制造商:Intel 功能描述:
GCIXF1024EC.A3-884561 功能描述:IC ETHERNET MAC 24PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
GCIXF18104EE-B0 制造商:Cortina Systems Inc 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*