參數(shù)資料
型號： GCIXF1002ED
英文描述： Controller Miscellaneous - Datasheet Reference
中文描述： 控制器雜項-數(shù)據(jù)表參考
文件頁數(shù)： 12/128頁
文件大小： 1262K
代理商： GCIXF1002ED
Intel
IXF1002 Dual Port Gigabit Ethernet Controller
12
Datasheet
cdat<15:0>
I/O
CPU data bus.
In 8 bit mode (default):
cdat<7:0> carries data to be written to or read from the registers.
cdat<15:8> should be connected to pull up resistors.
In 16 bit mode:
cdat<15:0> carries data to be written to or read from the registers.
Interrupt lines.
These signals are asserted following a variety of programmable conditions.
Deassertion occurs after reading the events that cause the interrupt, unless
another interrupt is registered meanwhile.
General reset.
Upon reset, all the registers are reset to their default values and the FIFOs are
flushed.
reset_l assertion time should be at least 1 ms.
cint{i}_l
OD
reset_l
I
IX Bus Interface
clamp
I
Vdd clamp.
Should be connected to the power of the highest signal level used on the IX Bus.
System clock.
All the FIFO data transfers are synchronized to this clock.
Transmit select.
This pin must be asserted to enable transmit FIFO write access.
Receive select.
This pin must be asserted to enable receive FIFO read access. The following
signals are driven by the IXF1002 upon assertion of rxsel_l:
FIFO port select.
In full-64 mode and in narrow mode (fps):
When asserted, selects port no. 1 for data transfer through the IX Bus.
When deasserted, selects port no. 0 for data transfer through the IX Bus.
In split mode(fps_rxf):
Selects one of the ports for reading data, through fdat<31:0>, from the
receive FIFO of the selected port.
FIFO port select.
In full-64 mode and in narrow mode:
Not in use, should be connected to pull up resistors.
In split mode:
Selects one of the ports for writing data, through fdat<63:32>, to the transmit
FIFO of the selected port.
clk
I
txsel_l
I
rxsel_l
I
fdat<63:0>, fbe_l<7:0>, sop, eop and rxfail in full-64 IX Bus mode
.
fdat<31:0>, fbe_l<3:0>, sop_rxf, eop_rxf and rxfail in split IX Bus mode
.
fdat<31:0>, fbe_l<3:0>, sop, eop and rxfail in narrow IX Bus mode
.
fps/fps_rxf
I
fps_txf
I
Table 2. Signal Descriptions (Sheet 2 of 6)
Signal Name
I/O
Pin Description
相關(guān)PDF資料
PDF描述
GCIXF1002EDT Controller Miscellaneous - Datasheet Reference
GCIXF440AC Controller Miscellaneous - Datasheet Reference
GCIXF440ACT Controller Miscellaneous - Datasheet Reference
GCIXP1250-166 Microprocessor
GCIXP1250-200 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GCIXF1002EDT 制造商:Intel 功能描述:Ethernet CTLR Single Chip 1000Mbps 3.3V 304-Pin ESBGA
GCIXF1012EC.A3-884560 功能描述:IC ETHERNET MAC 12PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:2,450 系列:- 控制器類型:SPI 總線至 I²C 總線橋接 接口:I²C，串行，SPI 電源電壓:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-HVQFN（4x4） 包裝:托盤 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名稱:935286452157SC18IS600IBSSC18IS600IBS-ND
GCIXF1012ECA3 制造商:Cortina Systems Inc 功能描述: 制造商:Intel 功能描述:
GCIXF1024EC.A3-884561 功能描述:IC ETHERNET MAC 24PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
GCIXF18104EE-B0 制造商:Cortina Systems Inc 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*