參數(shù)資料
型號： GCIXF1002ED
英文描述： Controller Miscellaneous - Datasheet Reference
中文描述： 控制器雜項-數(shù)據(jù)表參考
文件頁數(shù)： 85/128頁
文件大?。?/td> 1262K
代理商： GCIXF1002ED
Intel
IXF1002 Dual Port Gigabit Ethernet Controller
Datasheet
85
When operating in the GPCS mode, the IXF1002 encapsulates and decapsulates the frames
according to the IEEE 802.3z 1000BASE-X standard.
During transmit, encapsulation is performed according to the following rules:
The first byte of the preamble in the MAC frame is replaced with the /S/ symbol.
All of the MAC frame data is encoded according to 8B/10B standard encoding.
After the FCS byte of the MAC frame, the /T/R/R/ or /T/R/ symbol is inserted.
An IDLE symbol /I/, is transmitted between frames.
Transmit error generation is translated to illegal symbol generation.
During receive, decapsulation is performed according to the following rules:
An /I/S/ symbol sequence will cause the internal data valid signal to be asserted (start of
receive activity).
The /S/ symbol is replaced by a preamble byte.
All of the data symbol stream is decoded according to 10B/8B standard decoding.
The /T/R/R/ or/T/R/ symbol sequence will cause the internal data valid signal to be deasserted
(end of receive activity).
During receive, the IXF1002 expects the frame to start with the symbol sequence /I/S/ followed by
the preamble. If an /I/S/ symbol sequence is not detected, the reception of the current frame is
aborted (not received), and the IXF1002 waits until the network activity stops before monitoring
the network activity for a new frame. During reception, the IXF1002 also checks symbol validity.
If an invalid symbol is being received, or if the frame does not end with the /T/R/R/ or /T/R/
symbol sequence, the IXF1002 reports a receive error.
ewrap_{i}
EWRAP
O
Enable Warp.
When asserted to the PHY, it should loop the transmit serialized
data to the receive section. This pin is controlled in the GMII
management control register (MII_CTL<LPBK>).
Lock to reference.
When asserted, enables the PHY to lock its PLL to the 125 MHz
reference clock. This pin is controlled by bit LCKE in the
PORT_MODE register.
Enable comma detect.
When asserted, enables the PHY for comma detect and word
resynchronization. When deasserted, the PHY will keep current
word alignment and will not try to detect new commas.
Comma detect.
An indication from the PHY layer that the data contains a valid
comma character.
lckref_l_{i}
LCK_REF
O
encdet_{i}
EN_CDET
O
comdet_{i}
COM_DET
I
Table 14. GPCS Port Signal Description (Sheet 2 of 2)
GPCS Signals
IEEE 802.3z
Signals
I/O Description
相關(guān)PDF資料
PDF描述
GCIXF1002EDT Controller Miscellaneous - Datasheet Reference
GCIXF440AC Controller Miscellaneous - Datasheet Reference
GCIXF440ACT Controller Miscellaneous - Datasheet Reference
GCIXP1250-166 Microprocessor
GCIXP1250-200 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GCIXF1002EDT 制造商:Intel 功能描述:Ethernet CTLR Single Chip 1000Mbps 3.3V 304-Pin ESBGA
GCIXF1012EC.A3-884560 功能描述:IC ETHERNET MAC 12PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:2,450 系列:- 控制器類型:SPI 總線至 I²C 總線橋接 接口:I²C，串行，SPI 電源電壓:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-HVQFN（4x4） 包裝:托盤 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名稱:935286452157SC18IS600IBSSC18IS600IBS-ND
GCIXF1012ECA3 制造商:Cortina Systems Inc 功能描述: 制造商:Intel 功能描述:
GCIXF1024EC.A3-884561 功能描述:IC ETHERNET MAC 24PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
GCIXF18104EE-B0 制造商:Cortina Systems Inc 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*