參數(shù)資料
型號： EVAL-ADUC7122QSPZ
廠商： Analog Devices Inc
文件頁數(shù)： 21/96頁
文件大?。?/td> 0K
描述： BOARD EVALUATION FOR ADUC7122
設(shè)計資源： EVAL-ADUC7122 Schematic
ADUC7122 Gerber Files
ADUC7122 BOM
標(biāo)準(zhǔn)包裝： 1
系列： MicroConverter® ADuC7xxx
類型： MCU
適用于相關(guān)產(chǎn)品： ADUC7122
所含物品： 板
ADuC7122
Rev. 0 | Page 28 of 96
ADC TRANSFER FUNCTION
Pseudo Differential and Single-Ended Modes
In pseudo differential or single-ended mode, the input range is
0 V to VREF. The output coding is straight binary in pseudo
differential and single-ended modes with
1 LSB = FS/4096 or
2.5 V/4096 = 0.61 mV or
610 μV when VREF = 2.5 V
The ideal code transitions occur midway between successive
integer LSB values (that is, 1/2 LSB, 3/2 LSBs, 5/2 LSBs, …,
FS – 3/2 LSBs). The ideal input/output transfer characteristic is
O
U
T
P
UT
CO
DE
VOLTAGE INPUT
1111 1111 1111
1111 1111 1110
1111 1111 1101
1111 1111 1100
0000 0000 0011
1LSB
0V
+FS – 1LSB
0000 0000 0010
0000 0000 0001
0000 0000 0000
1LSB =
FS
4096
0
875
5-
0
13
Figure 13. ADC Transfer Function in Pseudo Differential Mode or
Single-Ended Mode
Fully Differential Mode
The amplitude of the differential signal is the difference between
the signals applied to the VIN+ and VIN inputs (that is, VIN+
VIN) of the currently enabled differential channel. The maxi-
mum amplitude of the differential signal is, therefore, VREF to
+VREF p-p (2 × VREF). This is regardless of the common mode
(CM). The common mode is the average of the two signals
(VIN+ + VIN)/2, and is, therefore, the voltage that the two inputs
are centered on. This results in the span of each input being CM
± VREF/2. This voltage must be set up externally, and its range
varies with VREF (see the Driving the Analog Inputs section).
The output coding is twos complement in fully differential
mode with 1 LSB = 2 VREF/4096 or 2 × 2.5 V/4096 = 1.22 mV
when VREF = 2.5 V. The output result is ±11 bits, but this is
shifted by one to the right, which allows the result in ADCDAT
to be declared as a signed integer when writing C code. The
designed code transitions occur midway between successive
integer LSB values (that is, 1/2 LSB, 3/2 LSBs, 5/2 LSBs, …,
FS 3/2 LSBs). The ideal input/output transfer characteristic is
O
U
T
P
UT
CO
DE
VOLTAGE INPUT (VIN+ – VIN–)
0 1111 1111 1110
0 1111 1111 1100
0 1111 1111 1010
0 0000 0000 0001
0 0000 0000 0000
1 1111 1111 1110
1 0000 0000 0100
1 0000 0000 0010
1 0000 0000 0000
–VREF + 1LSB
+VREF – 1LSB
0LSB
1LSB =
2 × VREF
4096
SIGN
BIT
08
75
5-
0
14
Figure 14. ADC Transfer Function in Differential Mode
ADC Input Channels
The ADuC7122 provides 11 fixed gain ADC input pins. Each of
these pins can be separately configured as a differential input
pair, single-ended input, or positive side pseudo differential input
(the negative side must be the AINCM channel). The buffer and
ADC are configured independently from input channel selec-
tion. Note that the input range of the ADC input buffer is from
0.15 V to AVDD 0.15 V. If the input signal range exceeds this
range, the input buffer must be bypassed.
The ADC mux can be configured to select an internal channel
like IOVDD_MON or the temperature sensor. When convert-
ing on an internal channel, the input buffer must be enabled.
In addition, an on-chip diode can be selected to provide chip
temperature monitoring. The ADC can also select VREF and
AGND as the input for calibration purposes.
PGA and Input Buffer
The ADuC7122 contains two programmable gain channels that
operate in pseudo differential mode. The PGA is a one-stage
positive gain amplifier that is able to accept an input from 0.1 V
to AVDD 1.2 V. The PGA output can swing up to 2.5 V. The
PGA is designed to handle 10 mV minimum input.
The gain of the PGA is from 1 to 5 with 32 linear steps. The
PGA cannot be bypassed for the PADC0 and PADC1 channels.
The PGAs use a PMOS input to minimize nonlinearity and
noise. The input level for PGA is limited from AVDD 1.2 V to
0.1 V to make sure the amplifiers are not saturated. The input
buffer is a rail-to-rail buffer. It can accept signals from 0.15 V
to AVDD 0.15 V. Each of the input buffers can be bypassed
independently.
To minimize noise, the PADC input buffer can be bypassed.
PADCxN is driven by a buffer to 0.15 V to keep the PGA from
saturation when the input current drops to 0. The buffer can be
disabled by setting ADCCON[14] so that the PADCxN can be
connected to GND as well.
The PADCx channels are only specified to operate in pseudo
differential mode and this assumes the negative input is close
to ground.
相關(guān)PDF資料
PDF描述
EVAL-ADUC7124QSPZ BOARD EVALUATION FOR ADUC7124
ECM30DCWN CONN EDGECARD 60POS DIP .156 SLD
EVAL-ADUC7121QSPZ BOARD EVALUATION FOR ADUC7121
EVAL-ADUC7126QSPZ BOARD EVALUATION FOR ADUC7126
REC5-243.3SRWZ/H4/A CONV DC/DC 5W 9-36VIN 3.3VOUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADUC7124QSPZ 功能描述:BOARD EVALUATION FOR ADUC7124 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)
EVAL-ADUC7126QSPZ 功能描述:BOARD EVALUATION FOR ADUC7126 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)
EVAL-ADUC7128QSPZ 功能描述:KIT DEV FOR ADUC7128 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ PLUS 套件 產(chǎn)品培訓(xùn)模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標(biāo)準(zhǔn)包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板，軟件，4x4 鍵盤，光學(xué)撥輪，QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
EVAL-ADUC7128QSPZ2 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-Bit ADC and DDS DAC
EVAL-ADUC7129QSPZ 制造商:Analog Devices 功能描述:- Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*