參數(shù)資料
型號(hào)： DSP56367UM
廠商： 飛思卡爾半導(dǎo)體(中國(guó))有限公司
元件分類： 數(shù)字信號(hào)處理
英文描述： 24-Bit Audio Digital Signal Processor
中文描述： 24位音頻數(shù)字信號(hào)處理器
文件頁(yè)數(shù)： 8/100頁(yè)
文件大?。?/td> 1039K
代理商： DSP56367UM
Clock and PLL
DSP56367 Technical Data, Rev. 2.1
2-4
Freescale Semiconductor
2.4
Clock and PLL
2.5
External Memory Expansion Port (Port A)
When the DSP56367 enters a low-power standby mode (stop or wait), it releases bus mastership and
tri-states the relevant port A signals: A0–A17, D0–D23, AA0/RAS0–AA2/RAS2, RD, WR, BB, CAS.
2.6
External Address Bus
GND
C
(2)
Bus Control Ground
—GND
C
is an isolated ground for the bus control I/O drivers. This connection must be
tied externally to all other chip ground connections. The user must provide adequate external decoupling
capacitors. There are two GND
C
connections.
GND
H
Host Ground
—GND
h
is an isolated ground for the HD08 I/O drivers. This connection must be tied externally
to all other chip ground connections. The user must provide adequate external decoupling capacitors. There
is one GND
H
connection.
GND
S
(2)
SHI, ESAI, ESAI_1, DAX and Timer Ground
—GND
S
is an isolated ground for the SHI, ESAI, ESAI_1, DAX
and Timer. This connection must be tied externally to all other chip ground connections. The user must
provide adequate external decoupling capacitors. There are two GND
S
connections.
Table 2-4 Clock and PLL Signals
Signal Name
Type
State During
Reset
Signal Description
EXTAL
Input
Input
External Clock Input
—An external clock source must be connected to EXTAL in
order to supply the clock to the internal clock generator and PLL.
PCAP
Input
Input
PLL Capacitor
—PCAP is an input connecting an off-chip capacitor to the PLL filter.
Connect one capacitor terminal to PCAP and the other terminal to V
CCP
.
If the PLL is not used, PCAP may be tied to V
CC
, GND, or left floating.
PINIT/NMI
Input
Input
PLL Initial/Nonmaskable Interrupt
—During assertion of RESET, the value of
PINIT/NMI is written into the PLL Enable (PEN) bit of the PLL control register,
determining whether the PLL is enabled or disabled. After RESET de assertion and
during normal instruction processing, the PINIT/NMI Schmitt-trigger input is a
negative-edge-triggered nonmaskable interrupt (NMI) request internally synchronized
to internal system clock.
Table 2-5 External Address Bus Signals
Signal Name
Type
State During
Reset
Signal Description
A0–A17
Output
Tri-Stated
Address Bus
—When the DSP is the bus master, A0–A17 are active-high outputs
that specify the address for external program and data memory accesses. Otherwise,
the signals are tri-stated. To minimize power dissipation, A0–A17 do not change state
when external memory spaces are not being accessed.
Table 2-3 Grounds (continued)
Ground Name
Description
相關(guān)PDF資料
PDF描述
DSP56600 Implementing Viterbi Decoders Using the VSL Instruction on DSP Families
DSP56852E 16-bit Digital Signal Controllers
DSP56852VFE 16-bit Digital Signal Controllers
DSP56853E 16-bit Digital Signal Controllers
DSP56853FG120 16-bit Digital Signal Controllers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56371 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:high density CMOS device
DSP56371AF180 制造商:Freescale Semiconductor 功能描述:
DSP56371D 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:high density CMOS device
DSP56371UM 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:DSP56371UM
DSP56374 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:high density CMOS device with 3.3 V inputs and outputs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*