Parallel Host Interface (HDI08) Timing
DSP56367 Technical Data, Rev. 2.1
Freescale Semiconductor
3-31
3.11
Parallel Host Interface (HDI08) Timing
Table 3-15 Host Interface (HDI08) Timing
1, 2, 3
No.
Characteristics
Expression
150 MHz
Unit
Min
Max
317
Read data strobe assertion width
4
HACK read assertion width
T
C
+ 9.9
16.7
—
ns
318
Read data strobe deassertion width
4
HACK read deassertion width
—
9.9
—
ns
319
Read data strobe deassertion width
4
after “Last Data Register” reads
5
,
6
, or
between two consecutive CVR, ICR, or ISR reads
7
HACK deassertion width after “Last Data Register” reads
5,
6
2.5
×
T
C
+ 6.6
23.3
—
ns
320
Write data strobe assertion width
8
HACK write assertion width
—
13.2
—
ns
321
Write data strobe deassertion width
8
HACK write deassertion width
after ICR, CVR and “Last Data Register” writes
5
after IVR writes, or
after TXH:TXM writes (with HBE=0), or
after TXL:TXM writes (with HBE=1)
2.5
×
T
C
+ 6.6
23.3
16.5
—
—
ns
322
HAS assertion width
—
9.9
—
ns
323
HAS deassertion to data strobe assertion
9
—
0.0
—
ns
324
Host data input setup time before write data strobe deassertion
8
Host data input setup time before HACK write deassertion
—
9.9
—
ns
325
Host data input hold time after write data strobe deassertion
8
Host data input hold time after HACK write deassertion
—
3.3
—
ns
326
Read data strobe assertion to output data active from high impedance
4
HACK read assertion to output data active from high impedance
—
3.3
—
ns
327
Read data strobe assertion to output data valid
4
HACK read assertion to output data valid
—
—
24.2
ns
328
Read data strobe deassertion to output data high impedance
4
HACK read deassertion to output data high impedance
—
—
9.9
ns
329
Output data hold time after read data strobe deassertion
4
Output data hold time after HACK read deassertion
—
3.3
—
ns
330
HCS assertion to read data strobe deassertion
4
T
C
+9.9
16.7
—
ns
331
HCS assertion to write data strobe deassertion
8
—
9.9
—
ns